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Abstract
The integrated low-level trigger and data acquisition (TDAQ) system of the NA62 experiment at CERN is described.
The requirements of a large and fast data reduction in a high-rate environment for a medium-scale, distributed ensem-
ble of many different sub-detectors led to the concept of a fully digital integrated system with good scaling capabilities.
The NA62 TDAQ system is rather unique in allowing full flexibility on this scale, allowing in principle any informa-
tion available from the detector to be used for triggering. The design concept, implementation and performances from
the first years of running are illustrated.
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1. Introduction
The main goal of the NA62 experiment at CERN [1]
is the measurement of the branching ratio (BR) of the
ultra-rare kaon decay mode K+ → pi+νν: such quan-
tity is predicted in the Standard Model (SM) with a
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high precision [2], quite unusual for hadronic decays,
and therefore represents a very powerful probe of possi-
ble New Physics. Moreover, in case a discrepancy with
the SM prediction is measured, the “theoretically clean”
predictions of such flavour-changing neutral current de-
cay BR would also allow to discriminate among differ-
ent classes of SM extensions. The downside is that the
expected branching ratio is exceedingly small, of order
10−10, and the only existing measurement [3] is based
on 7 candidate events, thus lacking any real discrimi-
nating power due to its limited precision. The NA62 ex-
periment, which aims to make a 10% measurement of
the K+ → pi+νν BR using a novel high-energy decay-in-
flight approach, just concluded its first data taking pe-
Preprint submitted to Nuclear Instruments and Methods in Physics Research March 26, 2019
ar
X
iv
:1
90
3.
10
20
0v
1 
 [p
hy
sic
s.i
ns
-d
et]
  2
5 M
ar 
20
19
riod.
To achieve the required precision, NA62 must collect
O(1013) kaon decays, accompanied by a rejection fac-
tor of O(1012) to suppress the huge background from
other kaon decays. Part of this suppression must al-
ready be made at the trigger level, in order to reduce
the amount of data that needs to be stored and analysed.
Such a large event sample also provides an opportunity
to perform many other studies of kaon decays, which
can result in significant improvements on searches for
symmetry violations and in the understanding of QCD
and its low-energy effective approximation, which are
indeed secondary goals of the NA62 experiment. Thus
the trigger system must be flexible as well as highly se-
lective.
The NA62 detector is currently composed of 16 sub-
detectors spatially distributed along more than 200 m of
beam line, before, around and after a 65 m long decay
region [1]. Kaons are delivered to the experiment via
a high-intensity 75 GeV/c hadron beam, with a beam
particle rate close to 1 GHz. The decays of beam par-
ticles (∼ 6% being K+) result in an event rate in excess
of 10 MHz in the sub-detectors situated after the de-
cay region. Excellent time resolution at the trigger level
is therefore mandatory, while the minimisation of data
collection dead-time, and the maximisation of efficiency
and reliability, also rank high in importance. These con-
siderations led to the adoption of a multi-level trigger
system.
The lower trigger level, denoted as Level 0 (L0)6 is
implemented in hardware and works on data from faster
sub-detectors at the full event rate, of order 10 MHz, re-
ducing it by a factor 10 and driving the readout of data
at 1 MHz to an on-line farm of commercial processors
(PC farm), on which further High Level Trigger (HLT)
selections are performed in software. The HLT includes
a first level (L1) working on single sub-detector infor-
mation, reducing the rate to 100 kHz and triggering the
completion of the readout for the remaining data-heavy
sub-detectors (the beam spectrometer and the calorime-
ters), and a second level (L2) working on the full detec-
tor information.
This article describes the design and implementation
of the L0 trigger level of NA62, which has the dis-
tinctive characteristic of being fully integrated with the
readout system for most sub-detectors.
6Distinctively reserving positive numbers for software trigger lev-
els.
2. Overall design
The L0 trigger system is fully digital, and is designed
to work on the main data stream of the experiment:
this unification of the (usually distinct) data and trig-
ger paths presents several advantages, among which are
the reduction of the amount of hardware, and the com-
plete control and monitoring of the trigger performance,
reproducible at bit level on collected control data. Most
importantly, the above approach imposes no limitations
in principle on the kind of trigger processing which can
be performed. This is an important asset in an exper-
iment using a novel approach, in which trigger condi-
tions are expected to evolve both because of the expe-
rience gained during data-taking, and the possibility of
expanding the physics programme.
The reason why such approach was not normally im-
plemented by earlier experiments, which usually rely
on separated hardware (often partly analogue) trigger
systems handling a reduced sub-set of detector infor-
mation, is related to the amount of data which needs
to be read-out autonomously before a trigger is issued
and temporarily stored while the trigger decision is be-
ing evaluated. Current technology, and in particular the
decreasing cost of digital memories, allows a high-rate
experiment with a total channel count of order 100 thou-
sand such as NA62 to fully store its digitized data for a
quite long time compared to the average inverse event
rate.
Besides the main concept of full integration of the
L0 trigger and data acquisition systems, two more key
points in the design were the use of a single unified path
for trigger and control of individual system boards, and
the use of common Gigabit Ethernet (GbE) output data
links. The first point follows an established trend in
HEP experiments, and allowed the use of existing hard-
ware developed for LHC experiments. The second one,
besides its advantages in terms of cost and simplicity,
resulted in a large flexibility and scalability in the PC
farm through a switched network. This flexibility was
exploited to adapt to different running conditions, for
example: by changing the bandwidth sharing between
L0 trigger information and main read out data; and by
changing to higher-performance processors in the PC
farm without needing to change the L0 system.
As mentioned, the L0 trigger system works on the full
event rate, in excess of 10 MHz, and its rejection factor
of about 10 is expected to match the design maximum
readout rate of 1 MHz for most sub-detectors. The la-
tency of the L0 trigger system was chosen to be 1 ms,
a rather large value compared to usual implementations,
to possibly allow the use of massively-parallel proces-
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sors already at this level, as the recent dramatic increase
in performance for such devices suggested (see section
10).
In the following we describe the overall scheme of
the common integrated readout and L0 trigger system
used for most detectors in NA62, whose elements are
detailed in individual sections, starting with information
on the backbone structure which allows the entire sys-
tem to work in a tightly-synchronized way (section 3).
As a fixed-target experiment running at the CERN SPS
accelerator, NA62 receives beam in a periodic way, with
bursts of a few seconds duration every several tens of
seconds (up to about one minute). The time structure of
bursts is (roughly) constant during each data-taking run
of a few-hours duration, but can change significantly
on a daily level, depending on the accelerator work-
ing mode. Bursts naturally define coherent data-taking
units, down to the level of a final data file for permanent
storage, identified by a unique burst identifier. This was
chosen to be the UNIX time of a conveniently chosen in-
stant of the burst itself, encoded as a signed 32-bit num-
ber and centrally assigned by the PC farm management
system and broadcast over the network. Sub-systems’
synchronization is achieved through the use of the com-
mon timestamp, defined as a 32-bit unsigned word with
25 ns least significant bit. The timestamp is locally gen-
erated in each individual electronic board from the com-
mon distributed 40 MHz clock, and fully synchronized
throughout the entire system at the start of every burst.
Events are processed by custom electronics and
stored into temporary buffers for 1 ms, waiting for a L0
trigger decision; in the common system this is done on
the TEL62 boards (section 4) and their daughter-cards
(section 5). During such latency, the L0 trigger is elab-
orated on the full information from participating sub-
detectors, producing data (L0 trigger primitives) indi-
cating the fulfilment of several programmable criteria
at the same rate (sections 6, 7) at which events occur.
Such processing is performed in a time-asynchronous
way, thus allowing to exploit the same cheap packet-
based network protocol used for data readout.
The sub-detectors participating to the L0 trigger de-
cision are currently: two plastic scintillator hodoscopes
(NA48-CHOD, with a bar layout, and CHOD with
a pad layout) and a Ring-Imaging Cˇerenkov detec-
tor (RICH), both mainly used for timing and track-
identification; coarse-grained digital data7 from cells
7Coarse-graining is required because of the sheer amount of
electro-magnetic calorimeter data, from 13 thousand 40 MHz continu-
ously digitized channels, which cannot be made fully available within
the time constraints of L0, see section 7.
of the electro-magnetic (LKr) and hadronic (MUV1,
MUV2) calorimeters; lead-glass ring-shaped detectors
surrounding the decay region (LAV) and small auxil-
iary detectors (SAC, IRC) for vetoing photons; and a
plane of plastic scintillator pads behind an iron wall
(MUV3) for vetoing muons. Data from the above de-
tectors provide the required factor 10 rate reduction.
L0 trigger primitives are partially time-ordered, grouped
into Multi-Trigger Packets (MTPs) and sent through one
GbE link per sub-detector to the central L0 Trigger Pro-
cessor (L0TP). These primitives are also read-out inde-
pendently for monitoring purposes (section 8).
The L0TP (section 9) time-matches and processes
the above primitives to concurrently check several pro-
grammable L0 trigger conditions. Inclusion of more
sub-detectors is possible, to further refine the trigger
conditions or to collect alternative data samples. L0
trigger primitive generation is required to occur within a
programmable, fixed time limit (up to several hundreds
of µs) after the event time, in order to allow the L0TP to
make its decision based on all the available information.
To ease the time matching task of the L0TP, MTPs are
expected to be delivered roughly (because of variable
network latencies) every 6.4 µs.
The L0TP issues a L0 trigger decision which eventu-
ally drives the data transfer to the PC farm. Actually,
the two most data-heavy sub-detectors only save event
data onto secondary (longer-latency) internal buffers,
and send it to the PC farm only in case of a subsequent
positive L1 trigger signal.
The L0 trigger decision is issued in a synchronous
way8, thus allowing a simplification of the trigger dis-
tribution network, which shares links with the clock
and timing distribution network. Each L0 trigger car-
ries a timestamp with 25 ns granularity, identifying
which data should be transferred to the PC farm, in
time windows whose size can depend on the individual
sub-detector; a trigger-type qualifier is also dispatched,
which allows both a different data handling for different
trigger classes (including e.g. calibration and monitor-
ing triggers), as well as the use of the very same L0 trig-
ger path for broadcasting commands related to the func-
tioning, synchronization, integrity and flow control of
the entire TDAQ framework, with a further unification
of links. The timestamp associated to each L0-triggered
event is defined by the L0TP, and for each burst it is
in unique relationship with a sequential event number.
The consistency between timestamp and event number
8In this context “synchronous” denotes a signal occurring in a pre-
cisely defined 25 ns time-slot with respect to its originating cause, in
this case the physics event in the detector.
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is checked for all data (the timestamp being part of the
event structure at all levels of data transport), as any
mismatch would indicate an unacceptable trigger loss
in part of the system, thus leading to data rejection.
Since vetoing efficiency and avoidance of undetected
readout failures is crucial for the experiment, all sub-
detectors must provide a response to each L0 trig-
ger, even if there is no data to be transferred. Fur-
thermore, such responses always contain identifiable
data structures originating in each individual readout
board. The above implementation intrinsically pro-
vides the required control on the “live state” of all
sub-detectors in each event. Another potentially dan-
gerous misbehaviour of the TDAQ system would be a
time mis-alignment between data from different sub-
detectors, resulting in data containing information be-
longing to different triggers. This is avoided by periodic
time-alignment checks and event-by-event timestamp-
matching checks: all digital systems run on the same
synchronous 40 MHz clock, thus allowing locally- and
centrally-generated timestamps to be compared. Fur-
thermore, each individual electronic board records the
number of 25 ns clock periods counted during each
burst, and such numbers are compared in order to iden-
tify any loss of time synchronization.
The unified data-path approach was pursued by ex-
tending it to the collection of “slow-control” monitor-
ing information from the entire TDAQ system: at times
(most notably at the end of each burst) special L0 trig-
gers are dispatched, to which all boards react by sending
monitoring data “events” along the standard data links.
This approach does not require additional slow-control
data paths, and ensures the availability of monitoring
data together with the main data without needing addi-
tional book-keeping or data handling.
An extension of the system based on the hard real-
time use of GPUs is described in section 10. Section
11 illustrates some results from the experience gained
in running the system during the first data-taking period
of the experiment, and some conclusions are presented
in section 12.
3. Common infrastructure
3.1. Clock and L0 trigger distribution
A common master clock signal with a ∼40 MHz
frequency is generated by a single free-running high-
stability oscillator9 and optically distributed to all sys-
tems through modules of the Timing, Trigger and Con-
9Hewlett Packard 8656B Signal Generator.
trol (TTC) system, designed at CERN for LHC exper-
iments [4]. The master clock drives the entire TDAQ
system and is used as the reference for all time mea-
surements in NA62. While the common experiment
timestamp is defined by such phase-coherent distributed
clock, each sub-system locally generates by multiplica-
tion a properly locked reference for fine-time.
The master clock frequency is actually 40.078 MHz,
since it must fall within the locking range of the QPLL
(Quartz crystal Phase-Locked Loop) jitter-cleaning sys-
tem [5] of the TTC system, used to guarantee the re-
quired clock accuracy and stability (such range was de-
fined by the timing structure of the LHC machine). As
a consequence all references to e.g. “25 ns” should be
understood to be the period of the main clock, close to
24.951 ns, and similarly the “100 ps” fine-time unit is
actually 97.466 ps10.
The master clock signal is distributed to a fan-out
card, which drives in parallel 12 identical clock/trigger
sub-systems. Each clock/trigger sub-system, normally
serving a single sub-detector, comprises a modified ver-
sion of the Local Trigger Unit (LTU) module [6] de-
signed for the ALICE experiment, and a TTC laser en-
coder and transmitter module (TTCex) [7] with up to 10
identical optical outputs. Passive optical splitters pro-
vide up to 320 output links per sub-system, to individ-
ually feed all boards. Each electronics board requiring
reference to the common experiment time is equipped
with a TTC receiver (TTCrx) [8] chip decoding infor-
mation from the optical signal, and optionally a QPLL
system to reduce clock jitter.
All clock counters are simultaneously reset at the start
of each burst, using a synchronous Start Of Burst sig-
nal (SOB) sent to all sub-systems through the TTC link
before the arrival of the beam11. This signal also de-
fines the origin of the time measurements for the cur-
rent burst. An analogous synchronous End Of Burst
(EOB) signal is sent in the same way about 1 s after
the end of the burst, defining the largest possible times-
tamp, whose value is recorded by each system and sent
to the PC farm for logging together with the data. This
allows (on-line and off-line) consistency checks on the
number of clock cycles counted by each system during
each burst. Note that by resetting all local timestamp
counters on SOB through the same link which deliv-
ers the clock, any relative delay between sub-systems
10The exact frequency of the master clock is irrelevant for NA62,
as long as it is constant throughout the system.
11This is generated by time aligning “to 25 ns precision” the SPS
Warning of Warning of Extraction (WWE) signal, which is issued
roughly 1 second before the first beam particles are delivered.
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due to propagation time differences is irrelevant. Each
sub-detector readout system is capable of running in
a standalone mode, autonomously generating its own
TTC signals (possibly including L0 triggers) for test
purposes, while during data-taking it runs under global
experiment control.
When a L0 trigger is generated by the L0TP, a
single optical link per board is used, via TTC time-
multiplexing, to broadcast it to the rest of the experi-
ment. The broadcast happens via two consecutive sig-
nals: the first is a “L0 trigger” pulse, the time of which
defines the L0 trigger time to 25 ns precision; the sec-
ond encodes a 6-bit “L0 trigger type”, which is asyn-
chronous with respect to the L0 trigger pulse. The TTC
system imposes a 75 ns minimum time separation be-
tween two different L0 triggers, which is not an issue in
principle, as the time occupancy of sub-detectors, and
thus the chosen time widths of the readout windows, are
larger than such figure.
The LTU provides the interface between the L0TP
and the sub-detectors. The LTU receives signals from
the L0TP, encodes and serializes them, and sends the
data to the sub-detectors through the TTC system.
It can also run in a stand-alone mode, in which it
can emulate the generation of L0TP triggers, allow-
ing each sub-detector to work independently during a
debugging or calibration phase. The LTU also pro-
cesses CHOKE/ERROR flow-control signals (section
3.2) from sub-detectors, and propagates them to the
L0TP, where they are processed. The LTU also dis-
tributes SOB and EOB signals to all sub-detectors via
the TTC system12.
The LTU provides the possibility to measure the
phase of an incoming signal via an integrating RC cir-
cuit and an analog-to-digital converter, meaning appro-
priate delays for input signals can be applied to ensure
proper time-alignment and latching.
3.2. Flow and error control
Two system-wide communication lines, named
CHOKE and ERROR, are used by the TDAQ boards
to provide feedback to the L0 trigger system concern-
ing the occurrence of anomalous conditions which can
impact the data-taking. Each board actively drives one
CHOKE line and one ERROR line. All the CHOKE
(ERROR) lines from the boards of a given sub-detector
are OR-ed together by dedicated active fan-in boards
12These signals are encoded into the two lowest bits of the asyn-
chronous TTC message byte, also containing the L0 trigger type. Such
bits have defined reset behaviour for the TTC signal receivers, and are
received at the same time by all boards within the TDAQ system.
(CHEF), until there is a single pair of lines from the
sub-detector. The pair of lines is then connected to the
L0TP (section 9), via the sub-detector LTU, using point-
to-point LVDS signals.
The CHOKE signal is used to indicate that (part of)
a sub-system is approaching a state in which it will
no longer be able to correctly handle data, because
e.g. its processing or storage resources are almost satu-
rated. If the asserted CHOKE from a sub-detector is not
masked in the L0TP the dispatching of L0 triggers is
stopped until all sub-detectors stop asserting the signal.
The CHOKE signal is used to exert back-pressure from
TDAQ boards in case of anomalous rate conditions, but
its assertion is not associated to any critical malfunc-
tioning or data loss. The ERROR signal is used instead
to indicate that (part of) a sub-system actually lost some
data because its processing capabilities were exceeded.
Tight data integrity control is obtained by dispatching
special L0 triggers whenever either the CHOKE or the
ERROR condition is asserted or de-asserted (see section
9), and the mandatory replies to such triggers act as ac-
tive acknowledgements by sub-systems, traceable in the
data, that the above conditions were properly handled
while such systems were fully working.
3.3. Configuration
The state of the whole TDAQ system is centrally
managed by the Experiment Control System (ECS),
which runs a finite state machine. Two stages are fore-
seen to configure the TDAQ system: at the initialization
stage a complete restart of the system is performed, up-
loading to the hardware all the configuration data which
is not meant to change frequently, and which might re-
quire a relatively long set-up time (several minutes); at
the start run stage a faster warm start occurs, in which
further run-specific configuration data is uploaded. ECS
communication is handled through the DIM system [9].
All configuration data is contained in human-readable
XML files which are extracted from a database by a Run
Control system, and stored into a condition database
for each run. Most sub-systems also deliver some con-
figuration data, together with monitoring information,
within their End-Of-Burst data packet, making it read-
ily available inside the event data files.
4. Common TDAQ board
The guiding principles driving the design of the
TDAQ system were large channel integration, scala-
bility and versatility, in order to optimize the imple-
mentation and maintenance effort, allowing use in a
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large set of heterogeneous sub-detectors, while ensuring
the possibility of significant changes in trigger config-
uration. A high-performance, general-purpose, versa-
tile trigger and data-acquisition board, denoted TEL62
[11], was designed to be used by most sub-detectors in
NA62, with enough flexibility to be suited for rather
different daughter-cards (such as the TDCB time dig-
itizer card, section 5). Most sub-detectors in NA62
use this common system for readout and (some of
them) for L0 trigger primitive generation: the Cˇerenkov
kaon tagger (KTAG), the charged particle scintillat-
ing veto counter (CHANTI), the downstream plastic
scintillator hodoscopes (CHOD and NA48-CHOD), the
main Cˇerenkov detector (RICH), the muon (MUV0,
MUV3) and hadron (HASC) veto counters, the photon
veto counters (LAV, SAC, IRC13). Some sub-detectors
adopted instead other dedicated systems, either be-
cause of high-density sensor integration requirements
for the silicon pixel GigaTracker beam spectrometer,
or the preference for a cheaper FPGA-based time dig-
itizer solution, best suited to the main spectrometer’s
straw chambers reduced intrinsic time resolution, or
the use of continuously digitizing flash ADCs for the
electro-magnetic (LKr) and hadronic (MUV1, MUV2)
calorimeters, which still use TEL62 boards for L0 trig-
ger primitive generation.
4.1. TEL62 hardware
The TEL62 board (fig. 1) has a similar overall archi-
tecture to the TELL1 board developed for the LHCb
experiment[10], but is based on much more powerful
and modern devices, resulting in more than four times
the processing power and more than twenty times the
buffer memory of the original, with several other im-
provements in terms of connectivity. Overall, about 100
TEL62 boards were produced, most of them being actu-
ally installed in the experiment. The architecture of the
TEL62 is shown in fig. 2.
Each of 4 FPGAs14 (Pre-Processing or “PP-FPGA”),
is connected to a daughter card through a high density
Samtec 200-pin connector, and to a 2 GB DDR2 mem-
ory buffer (in SO-DIMM form factor) which stores data
during the L0 trigger latency. Each PP-FPGA is also
connected to its neighbour(s) by two uni-directional 16-
bit buses, which can be used for daisy-chaining.
A central FPGA of the same type (Sync-Link or “SL-
FPGA”), is connected to each PP-FPGA by two inde-
13The latter two being also read-out by the calorimeter system.
14Altera Stratix R© III EP3SL200F1152C4 with 200,000 logic ele-
ments and 9 MB embedded memory.
Figure 1: TEL62 board equipped with four TDCBs.
Figure 2: TEL62 block diagram.
pendent 32-bit data buses, for data and L0 trigger prim-
itive flows respectively; each bus runs at 160 MHz and
all signal lines are equal in length. The data and L0
trigger primitives from all PP-FPGAs are merged on the
SL-FPGA, then formatted and stored in buffers: that for
data is based on a Quad Data Rate (QDR) synchronous
dual-ported SRAM, whose high bandwidth allows si-
multaneous read and write operations. With a 16-bit
bus at double data rate and 100 MHz clock frequency,
a bandwidth of 3.2 Gbit/s is reached. The chosen QDR
device15 has a depth of 1 MB.
The SL-FPGA is also connected by another 120 MHz
bus to an output daughter card, through which data is
eventually sent to other parts of the TDAQ system. The
15Samsung Semiconductor K7Q161852A-16.
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default output card is a custom quad-Gigabit Ethernet
card (Quad-GbE) [12] developed for the LHCb experi-
ment, which implements16 4 × 1 Gbit copper Ethernet
channels.
The slow control, monitoring and configuration of
the TEL62 is handled by 2 more daughter cards inher-
ited from the TELL1 design: a commercial Credit-Card
PC (CCPC) running Linux17 and a custom I/O interface
card (“Glue Card”) connected to the CCPC through a
PCI bus. Three different communication protocols are
implemented on the Glue Card and distributed to all de-
vices and connectors on the TEL62: JTAG, I2C and
ECS. JTAG is used to remotely configure all the board
devices, I2C is mainly used to access registers on some
daughter cards, while ECS is a custom protocol used to
access the internal registers of the PP- and SL-FPGAs
via a 40 MHz 32-bit bus.
The 40 MHz experiment clock and the L0 trigger in-
formation are distributed to TEL62 boards through a
CERN-standard optical TTC link. The TEL62 uses a
TTCrx chip to decode the clock and trigger informa-
tion. The clock signal is sent to the SL-FPGA and dis-
tributed from there to the PP-FPGAs through internal
PLLs that upscale it by 4 and set the correct phase to
correctly latch incoming data. A further layer of com-
munication is provided by an auxiliary connector, which
can be used to plug in an inter-communication card for
daisy-chaining several TEL62 boards (section 5.3.1).
The board size complies with the 9U Eurocard stan-
dard (340 x 400 mm). It gets power from a VME-
like connector (not used for communication) compatible
with that of the TELL1. Overall power consumption of
the TEL62 board is around 50 W. The printed circuit is
made of 16 layers, with all lines controlled in impedance
(50 Ω). Special care was taken in routing the clock tree,
to minimize time jitter, and in equalizing the lengths of
data bus lines.
4.2. Common TEL62 firmware
Appropriately for a multi-purpose TDAQ board, a
large part of the firmware design is common to all TDC-
based sub-systems and is described in this section, while
sub-detector specific parts are detailed in subsequent
sections.
The common part of the firmware consists of about
65,000 user-written lines of VHDL code. The firmware
16Using the Intel IXF1104 as Media Access Control and Marvell
Alaska 88E1140 as physical controller devices.
17CERN Scientific Linux 4 [13].
is hierarchically managed with common and sub-
detector specific libraries through the Mentor Graph-
ics HDL Designer R© software suite, interfacing to the
Altera Quartus II R© compiler, and to the Apache Soft-
ware Foundation SVN R© versioning system, with a cen-
tral repository allowing concurrent development by the
various institutions participating in the project.
Multiple clocks are used within the firmware, with
most of the modules running on a 160 MHz main
clock, locally generated inside each FPGA and phase-
locked to either the common experiment-wide 40 MHz
master clock received from the TTC (the SL-FPGA)
or to a 40 MHz clock distributed by the SL-FPGA
(each PP-FPGA, with programmable individual phase-
adjustment). Clock frequency constraints for some ex-
ternal devices make the use of different clock domains
within FPGAs unavoidable, and care had to be taken in
order to control timing-closure violations.
The UDP protocol was chosen as a light-weight so-
lution for output data transmission over the GbE links,
allowing direct connection to a standard switched net-
work. This choice was dictated by requirements of sim-
plicity and high throughput. To deal with the unreliable
UDP protocol, which has no re-transmission, extensive
error detection was implemented.
Quite extensive test and debugging features are im-
plemented in the firmware, as required to control a
rather complex system. These are similar within all FP-
GAs and include, besides a large number of user acces-
sible registers and the capability to read and write inter-
nal buffer memories and FIFOs by the CCPC, the pres-
ence of a “freeze” logic to halt all processing, which can
be triggered by the occurrence of programmable condi-
tions (errors, timestamp counts, buffer filling, etc.). A
distributed “logging” system is implemented as a shared
internal memory to which most firmware modules can
write a variable number of timestamped data words to
report the occurrence of specific conditions. Such mem-
ories can be read by the CCPC, and their use, by selec-
tively masking through registers the firmware modules
and message severity levels which to be logged, was
very useful during commissioning, to monitor and un-
derstand rare/anomalous conditions.
Configuration, slow control and monitoring of
the board (and its daughter-cards) is performed by
the CCPC. A versatile management program with
command-line interface and extensive scripting and
macro capabilities was developed, and is used for all
communication with the board; it consists of about
55,000 lines of C code, interfacing to low-level hard-
ware libraries. An interactive version is used for testing
and monitoring, while during data-taking the program
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runs as a daemon and communicates through DIM with
the TDAQ control system for board configuration, error
checking and monitoring.
4.2.1. PP-FPGA logic
A schematic of the common PP-FPGA firmware (the
same for all four devices) is shown in fig. 3. The com-
mon PP-FPGA logic is configured by more than 100 32-
bit registers, and most of it runs on a 160 MHz clock.
Each PP-FPGA handles data received from a
daughter-card, which in the case of TDCBs arrives as
independent 32-bit parallel data streams from each of
four TDC chips. The data from each TDC chip is stored
into dedicated 2K word deep Input Buffer (IB) FIFOs,
and monitored on-the-fly in order to identify corrupted
data, parity errors, malformed data frames or repeated
words. These issues indicate upstream errors, and cause
appropriate error flags to be set and later transmitted to-
gether with the data. The IBs act as de-randomizing
storage and provide the input to the following merg-
ing stage; the latter patches together the individual TDC
data words belonging to the same 6.4 µs-long data frame
(identified by a leading timestamp word) and produces a
merged data frame with updated word count field, to be
stored into a 2K word deep Output Buffer (OB) FIFO. A
copy of the merged data is written into another identical
buffer feeding data monitoring modules. Furthermore,
half of the OB data is constantly available in a circular
buffer accessible from ECS, useful for post-mortem de-
bugging in case a fatal error condition triggers the freeze
logic.
After an optional sub-detector specific data process-
ing module, meant for data calibration, remapping or
processing to be performed on-the-fly, data frames are
passed to a Data Organizer (DO) module. The DO un-
packs data from each time frame and arranges them into
256 time-ordered slots, each time slot being 25 ns long.
The large L0 trigger latency and high data rate (which
is sensitive to beam rate fluctuations) require a sizeable
amount of internal RAM devoted to storing data in the
256 time slots belonging to each data frame. Moreover,
in order to cope with the continuous data flow with-
out introducing any dead time, two identical memories
(32K words each) are used, so that one time frame is
unpacked while the previous one is being processed by
the following firmware modules.
The Data Compressor (DC) module compacts the
data for one 6.4 µs time frame, allowing a variable num-
ber of words in each 25 ns time slot, in order to optimize
its storage into the external memory, thus minimizing
the required number of accesses when data is written
and read back from it.
Such external DDR memory is organized into 64 mil-
lion 256-bit wide locations per PP-FPGA. Half of the
memory space is used as a circular buffer to store data
for 131,000 data frames, a latency in excess of 800 ms
before overwriting, each frame allowing up to 2K 32-bit
words, corresponding to a 80 MHz rate of data words
from a single TDC chip (which can steadily produce
slightly less than 40 MHz of data words at most). The
other half of the DDR memory is used to store the infor-
mation about the dynamically defined starting address
and number of data words for each 25 ns time slot: ad-
dresses for up to 1 billion time slots are stored, corre-
sponding to 26.8 s worth of data.
Access to the DDR memory occurs in pages of up
to 32 256-bit words, through an ALTERA proprietary
firmware driver running at 320 MHz, which takes care
of memory refresh operations, while arbitration be-
tween the periodic data frame writing process (6.4 µs
period) and the aperiodic reading process (at the L0 trig-
ger rate, up to a maximum of once per µs) is taken care
of by the firmware. The CCPC can also access indi-
rectly the DDR memory in blocks of 1 kB, for test or
debugging purposes.
The sub-detector-specific Primitive Generator mod-
ules (for sub-detectors participating to L0 trigger gen-
eration) also receive a copy of the frame-merged and
time-ordered data from the DC, through a dedicated 2K
word deep Trigger Input Buffer (TIB), and they process
it on-the-fly to produce L0 trigger primitives; such mod-
ules are described in section 6.
Upon reception of a readout request from the SL-
FPGA (corresponding to a L0 trigger) each PP-FPGA
sends the formatted data corresponding to a pro-
grammable time window around the trigger time to
the SL-FPGA. The PP-FPGA reads the relevant trig-
ger information (25 ns trigger timestamp and 6-bit trig-
ger type) from a dedicated trigger information FIFO,
and the Trigger Information Receiver (TRIGINFORX)
module handles it accordingly. For triggers involving
real data (such as “physics” triggers) the DDR Reader
module receives the trigger time stamp and the (pro-
grammable, possibly depending on trigger type) number
and offset (with respect to the trigger time) of the time
slots to be read; it reads from the DDR the correspond-
ing data, which is formatted and written in the 2K word
deep final data FIFO buffer. For special triggers (for
which actual TDC data is not required) the TRIGIN-
FORX fills the final data FIFO itself. In the case of End
Of Burst triggers, write access to the final data FIFO
is granted to other firmware modules, such as a hit-
counting module and other sub-detector specific mod-
ules, which sequentially append their monitoring data.
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Figure 3: Schematics of the common firmware in the TEL62 PP-FPGAs. Buffers whose filling is continuously monitored to act on flow control are
labelled “MON”. Buffers which are accessible by the CCPC for monitoring and debugging purposes are labelled “ECS”.
The data is then moved from the final data FIFO to the
SL-FPGA, with checks on parity and event size.
Both the data and L0 trigger primitive paths from PP-
FPGA to SL-FPGA can be tested using data words pro-
duced by embedded pseudo-random bit sequence gener-
ators; this allows the best relative phase delay between
the two FPGA clocks for error-free communication to
be determined, as such delay can vary depending on the
actual version of the firmware loaded into the FPGA,
due to the internal routing of the logic by the compiler.
Overall, the common part of the firmware uses 55% of
the PP-FPGA logic resources and 45% of the internal
memory.
4.2.2. SL-FPGA logic - data
The SL-FPGA logic handles two separate data flows:
one for the main event data being read after a L0 trig-
ger and sent to the PC farm, and one for the L0 trig-
ger primitives being continuously produced and sent to
the L0TP, the latter being present only for sub-detectors
participating to L0 trigger generation.
The main data flow is described first and is shown
schematically in fig. 4. The non-subdetector-specific
SL-FPGA logic is configured by about 150 internal 32-
bit registers; the logic mostly runs on a 160 MHz clock,
except for the interface to the output GbE links which is
limited to 120 MHz by the external devices, thus requir-
ing separate clock domains.
The first part of the SL-FPGA logic merges event
data, which was received from the four PP-FPGAs and
stored in 2K word deep FIFO buffers, together with lo-
cally produced data, and stores the complete event into
a buffer FIFO. For testing purposes fake events can be
read from an embedded RAM instead.
The MEP Assembler module arranges events into
Multi Event Packets (MEPs), containing a pro-
grammable number of events, in order to optimize net-
work transmission bandwidth. The module formats
the data, while also computing and appending a CRC
checksum to verify integrity at later stages. MEPs are
then stored into the external QDR memory arranged as
a circular buffer, where they lie waiting for further en-
capsulation and transmission. The location of the most
recent 256 MEPs is recorded in a dedicated memory for
post-mortem debugging.
The following Packet Builder stage extracts MEPs
from the QDR memory and encapsulates them into net-
work packets, by adding the UDP, IP and Ethernet pro-
tocol headers. Jumbo Ethernet frames are supported,
as well as IP fragmentation. All sub-detectors must
send data fragments corresponding to the same event to
the same PC of the PC Farm: this requires event dis-
tribution to be fully coherent among all sub-detectors,
and has implications on the number of events stored in
a MEP, the number of output GbE ports used and the
packet addressing to farm nodes. A flexible three-level
round-robin distribution mechanism for MEPs is imple-
mented. Each of the four TEL62 GbE ports has a list
of up to 63 programmable destination IP addresses over
which it cycles, and a programmable number of MEPs is
sent to one port before switching to the next one. Inde-
pendently from the above cycle, the destination address
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Figure 4: Schematics of the common firmware for the data path in the TEL62 SL-FPGAs. Buffers whose filling is continuously monitored to act
on flow control are labelled “MON”. Buffers which are accessible by the CCPC for monitoring and debugging purposes are labelled “ECS”.
for the current port is changed to the next one in the list
after a (distinct) programmable number of MEPs is sent.
The following part of the logic, shown in fig. 5, is
shared by both the main event data and the L0 trigger
primitive flows. Each of the four output GbE ports can
be configured to be dedicated to either of the two flows.
Figure 5: Schematics of the common firmware for the output section
of the TEL62 SL-FPGAs. Buffers whose filling is continuously mon-
itored to act on flow control are labelled “MON”. Buffers which are
accessible by the CCPC for monitoring and debugging purposes are
labelled “ECS”.
Formatted packets destined to a given output port are
stored into 8K word deep buffer FIFOs (one per port),
allowing to decouple the flow from any temporary con-
gestion of individual hardware links. The Port Sender
module actually transfers the packets to the Quad-GbE
card (whose input interface is shared by all ports) in an
order which depends on the current availability of a port.
Dedicated modules allow using the output links to either
transmit pre-programmed data from an internal mem-
ory, or to store the data received from the output links
when configured in mirroring mode, and are used for
board tests.
The logic to handle L0 triggers comprises a TTC
Handler module which timestamps the triggers received
from the TTC network and stores them into a FIFO
buffer, similarly storing trigger type words and pairing
them with the corresponding trigger timestamp values
according to their order of arrival. Triggers are then
delivered to each PP-FPGA by the Trigger Dispatcher
module. Debugging and test features include a circular
buffer storing the last 256 triggers dispatched, the pos-
sibility to autonomously generate triggers when specific
primitive data word patterns are recognized, and pre-
programmed trigger sequences under CCPC control.
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4.2.3. SL-FPGA logic - L0 primitives
For sub-detectors involved in L0 trigger generation,
the flow of L0 trigger primitives proceeds in parallel to
the main data flow, and is shown schematically in fig. 6.
Overall, the common part of the firmware uses 20% of
the SL-FPGA logic resources and 35% of the memory.
Primitive fragments from enabled PP-FPGAs are
merged by a sub-detector-specific module. Fake primi-
tives can be generated within the SL-FPGA for test pur-
poses, being read from a dedicated memory and with
their sequential number and timestamp being changed
on-the-fly to resemble real primitives. Merged prim-
itives are then aggregated into Multi Trigger Packets
(MTPs) by the MTP Assembler, and temporarily stored
in an internal 4K-word deep circular buffer: the smaller
size of primitives, with respect to event data, does
not require the use of a large external memory device.
MTPs can either contain a fixed number of primitives
(with a time-out mechanism to avoid excessive latency
accumulation) or can be sent at periodic time intervals
(6.4 µs period), which is the normal working mode re-
quired by the L0TP (see section 9). As for the main data
flow, the Trigger Builder and Sender modules handle
the preparation of UDP packets and their transmission
to the output links through the dedicated port buffers.
A test feature allows selectable trigger primitives to
autonomously generate L0 triggers locally, to be used
when the L0TP is not available.
5. TEL62 daughter cards
Each TEL62 can host up to 4 daughter-cards, pro-
viding input data to be handled by the corresponding
PP-FPGAs; while the TELL1 daughter-cards developed
for LHCb are mechanically compatible with the TEL62,
different cards were developed for NA62 to provide
time measurements on digitized detector-signals (sec-
tion 5.1), or to handle digital pulse-height information
from calorimeters (section 5.2). Data output is provided
by another daughter-card, which can be either the Quad-
GbE card described in section 4.1, or a transmitter card
based on a custom protocol (section 5.2). Furthermore,
inter-connection cards were developed to allow TEL62s
to share data among themselves (section 5.3.1).
5.1. TDC boards
Most sub-detectors in NA62 exploit their good time
resolution in order to cope with the high-rate of events:
a time-digitizer card (TDCB) was developed to handle
time information [15]. Overall, more than 130 TDCB
were produced, most of them being actually installed at
the experiment.
The design of the TDCB was driven by the desire to
integrate a large number of channels on a single card, in
order to ease trigger generation. The quest for a com-
pact and common electronics, and the relatively short
distance between sub-detectors and a site where read-
out electronics could be placed (in absence of severe
space constraints), led to the choice of having digitiz-
ers on the readout board itself. This left only analogue
(and sub-detector specific) front-end electronics on each
sub-detector in a potentially higher radiation environ-
ment, with most clocked digital components being close
together, at the price of transmitting the pulses to be
time-digitized over O(5 m) long LVDS cables. The re-
quirements of a good time resolution and high chan-
nel integration led to the choice of the CERN High-
Performance Time-to-Digital Converter [14] (HPTDC)
as time digitizer.
Each HPTDC works in fully digital mode and hosts
32 TDC channels when operated in high-resolution
mode (100 ps LSb), with some internal channel buffer-
ing for multi-hit capability and a trigger-matching logic
allowing the extraction of hits in selected time windows.
Channels are arranged in groups of 8 sharing some in-
ternal buffers. While trigger-matching mode was imple-
mented to allow the chip to act as front-end buffer, by
storing digitized data while a trigger signal is generated,
in NA62 the L0 trigger latency was chosen to be much
longer than the maximum storage time allowed by the
HPTDC before internal timestamp roll-over (51.2 µs),
in order to allow complex trigger decisions to be per-
formed at the lowest trigger level. Moreover, in NA62
the L0 trigger is computed based on the acquired data
itself. For these reasons, the HPTDC is used in trigger-
matching mode just as a way to obtain properly time-
framed data from it, as explained in the following sec-
tion.
Four HPTDC chips are mounted on each TDCB, for a
total of 128 channels (512 channels per fully-equipped
TEL62 carrier board); all TDC channels for most small
sub-detectors are thus hosted on a single TEL62 board,
and the entire 2000 channels of the RICH sub-detector
are managed by just 4 TEL62s. The measurement of
both the leading and trailing edge times allows ana-
logue pulse-height information to be obtained by a time-
over-threshold method, and HPTDCs can indeed be pro-
grammed to digitize the time of occurrence of both sig-
nal edges, provided they exceed a 7 ns time separation.
The TDCB houses four 68-pin VHDCI connectors
for input signals, each of them delivering 32 LVDS sig-
nals to one HPTDC, with two spare pairs being used to
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Figure 6: Schematics of the common firmware for the L0 trigger primitive path in the TEL62 PP-FPGAs. Buffers whose filling is continuously
monitored to act on flow control are labelled “MON”. Buffers which are accessible by the CCPC for monitoring and debugging purposes are
labelled “ECS”.
provide additional grounding and to allow user-defined
back-communication from the TDCB to the front-end
electronics. This latter feature can be used to trigger the
injection of calibration pulses in a sub-detector or cali-
bration patterns in its front-end electronics. The connec-
tion between front-end and TDC chips can use standard
SCSI-3 cables, or higher-performance ones if needed.
The TDCB houses a dedicated FPGA18 named TDC
Controller (TDCC-FPGA) which handles the configu-
ration of the four HPTDCs, reads the data they pro-
vide, and optionally pre-processes it. A 2 MB exter-
nal static RAM block is also present, and can be used
for on-line data monitoring purposes and low-level data-
quality checks. The TDCC-FPGA can be configured by
an on-board flash memory or through JTAG (either us-
ing a JTAG port on the TEL62, or its embedded CCPC
processor). Communication between each TEL62 PP-
FPGA (section 4) and the corresponding TDCC-FPGA
proceeds through a 200-pin connector hosting four inde-
pendent 32-bit single-ended LVTTL parallel data buses
(one per HPTDC) and dedicated lines for synchronous
commands and resets. The TDCC-FPGA can also be
accessed from the CCPC on the TEL62 board via a ded-
icated I2C connection for slow operations, such as ac-
cess to internal configuration registers. The HPTDCs
are configured via JTAG, with the TDCC-FPGA acting
as the JTAG master: configuration data is sent to the
18Altera Cyclone R©III EP3C120F780 with 120,000 logic elements.
TDCC-FPGA from the CCPC via I2C, and is then up-
loaded to the HPTDCs. Alternatively, both the TDCC-
FPGA and the four HPTDCs can be inserted into a
global JTAG chain, which also includes all TEL62 de-
vices and can be driven by the CCPC.
The TDC contribution to the time resolution depends
on the random jitter of the reference clock against which
the measurement is performed. The master 40 MHz
clock is distributed via the TEL62 to the TDCBs, where
it can be configured to be processed by two more jitter-
cleaning stages: an on-board QPLL and the internal
PLL of the TDCC-FPGA. Detailed tests performed in
different configurations showed that the level of the jit-
ter, measured with Time Interval Error (TIE) at 50%
level, is below 20 ps.
5.1.1. TDCB firmware
The firmware for the TDCC-FPGA is common to
all sub-detectors. The HPTDC chips are configured to
run in high-resolution mode (100 ps LSb), usually gen-
erating two 32-bit words per input signal, with 19-bit
leading-edge and trailing-edge time digitization.
HPTDCs are used in trigger-matching mode, stor-
ing measurements in internal buffers, from where those
with times around a “trigger” signal can be later ex-
tracted. However, such working mode is only used as
a way to obtain properly time-framed data, and extrac-
tion is periodically driven by the TDCC-FPGA with no
relation to the L0 trigger. The HPTDC time-matching
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extraction parameters are thus set to read-out all hits
which occurred since the previous extraction. This re-
sults in reading all hit data (only once), while overcom-
ing the limited time-digitization range of the HPTDC,
with the TDCC-FPGA appending a timestamp to each
data frame, unambiguously associating each hit to an
“absolute” time since the beginning of the burst. With
the chosen frame period of 6.4 µs and a 400 ns LSb, the
range of the 28-bit frame timestamp word exceeds the
maximum duration of a burst.
The TDCC-FPGA independently processes data from
each of the four HPTDCs through a dedicated 32-bit
bus using a block-write protocol, reading one data word
every 25 ns. It formats data into timestamped frames,
also adding a trailing word-count, as well as optional
error words in case anomalous data or conditions are
detected. Two redundant chip identifier bits in each hit
word are replaced with parity bits to allow off-line data
integrity checks. Besides handling HPTDC configura-
tion, the TDCC-FPGA JTAG master controller is also
used to read status information during running.
Several test and debugging features are present in
the firmware. Two different TDC data emulators are
implemented: one generates programmable repeating
patterns on selected channels, and another cyclically
transmits pre-loaded data words from internal memory
buffers. The latter is used during the TEL62 accep-
tance test, using specific patterns to stress the boards
by emulating different detector rate conditions. A frac-
tion of the TDC data stream can be stored into the board
static RAM during running, from where it can be ac-
cessed at the end of a burst for debugging and monitor-
ing purposes. The TDCC-FPGA can drive a spare out-
put LVDS line of each HPTDC input cable to trigger the
front-end boards for sub-detector calibration: front-end
boards can inject signals into the TDC chips in response
to such stimuli, thus allowing a test of the whole chain.
Such calibration can be driven periodically by a pro-
grammable counter or upon command from the TEL62
carrier board.
5.2. Calorimetric trigger boards
The calorimetric L0 trigger works on digitized pulse-
height data, from the digital sums of 4 × 4 cells (“super-
cells”) of the electromagnetic liquid krypton calorimeter
(LKr), and single-channel data from other calorimetric
sub-detectors.
The calorimetric trigger processor is a parallel sys-
tem, composed of TEL62 boards configured as Front-
End, Merger and Concentrator devices with different
functions:
• Front-End boards receive digital sums from the
calorimeter digitizing modules, and perform peak
searches in space to determine the time, position and
energy of each detected peak;
•Merger boards (only used for the LKr) receive trigger
data from the Front-End boards and merge peaks into
clusters;
• The single Concentrator board receives peaks or
clusters from the calorimetric sub-detectors, counts
them, computes separate sums for electro-magnetic and
hadronic energy, and generates trigger primitives.
In order to handle the 864 LKr super-cell channels
(plus the 20 channels from other sub-detectors), 37
TEL62 boards are used, for which several daughter-
cards were developed: receiver cards (TELDES) are
used for receiving input data, and paired transmitter
(Cal-L0TX) and receiver (Cal-L0RX) cards are used to
pass information between the TEL62s, in a tree struc-
ture. Additional daughter cards are used to allow the
coarse-grained input data used by the calorimetric L0
trigger to be sent to the PC farm, where it can be used
for HLT processing.
The calorimetric L0 trigger mostly uses a dedicated
firmware for TEL62 FPGAs: more details will be made
available elsewhere.
5.3. Auxiliary cards
A few more daughter-cards were developed for the
TEL62, used for specific purposes.
5.3.1. Interconnection card
For sub-detectors with more than 512 channels using
TDC boards, the information is necessarily split over
more than a single TEL62 board. In order to allow
triggering algorithms that require to correlate data from
the whole sub-detector, a bi-directional communication
card was developed.
InterTEL cards (fig. 7) provide a daisy-chain link be-
tween different TEL62s [24, 25]. They are connected to
the carrier board by a 60-pin fine-pitch SMD connector,
with buffered signals to reduce interference, noise, and
cross-talk issues. The InterTELs are connected to each
other via two RJ-45 connectors (one for TX and one for
RX), with a LVDS bus for the physical layer and a pro-
prietary serial communication protocol for the data link
layer.
The protocol is implemented by serializer/de-
serializer chips19 separately clocked at 40 MHz. The
data transmission rate of the link is 720 Mbps, includ-
ing an overhead of 80 Mbps due to the embedded clock
19Texas Instruments DS92LV16.
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Figure 7: InterTEL board top (left) and bottom (right) views.
foreseen by the protocol. The actual throughput is then
640 Mbps. One twisted-pair of a Cat. 6 S/FTP 26-AWG
cable is used, and a specific chipset20 is used to extend
the maximum allowed cable length, so that the allow-
able 6 dB total link loss corresponds to 85 m.
5.3.2. Pattern generation card
A TEL62 daughter-card named PATTI, with level
translators and VHDCI connectors was developed to
implement a versatile digital pattern-generation system
compatible with TDCBs, required for extensive sys-
tem debugging and production testing. A dedicated
PP-FPGA firmware controls the card, which can gen-
erate 128 LVDS signals in periodic patterns, or in a
fully customizable way by reading individual channel
data from an internal memory. The signal edges can
be controlled to 6.25 ns precision. In order to provide
a fully self-contained test system, the card also pro-
vides a trigger output to emulate L0 triggers with no
need for a dedicated LTU board (section 3.1), as well as
CHOKE/ERROR signals for test purposes. The PATTI
board has the same format as the TDCB, and up to four
can be housed on a TEL62, for a total of 512 output
channels over 16 SCSI-3 cables.
5.3.3. Multi-purpose card
Another TEL62 daughter-card named TALK was
produced to interface parts of the old readout system of
the NA48 experiment to the new TDAQ system during
the first phase of NA62. The card works as a multi-
purpose interface between a TEL62 and external de-
vices: it houses the same FPGA used on the TDCB, one
bipolar encoder/transceiver “Taxi” chip, 5 GbE links, 5
20Texas Instruments DS15BA101 and DS15EA101.
LEMO I/O connectors, 4 RJ-11 connectors and a multi-
pin connector for the LTU card. The card is usually
controlled from the TEL62 through dedicated parallel
buses, but can also be accessed through dedicated JTAG
and I2C connectors, and Ethernet as well. The TALK
board is twice the size of the TDCB, and up to two can
be housed on a TEL62; a 6U VME frame was also de-
veloped for standalone use. Besides its original use, it
was successfully used as a L0TP emulator and calibra-
tion control system.
6. TDC-data L0 trigger logic
As mentioned, L0 trigger primitives are sent in Multi
Trigger Packets (MTPs), transmitted periodically for
every 6.4us time frame, even if the MTP contains no
primitives. Each primitive is coded into a single 32-bit
word containing its ID (i.e. the conditions which are
satisfied), the 8 least significant bits of its 25 ns times-
tamp, and 8 fine-time bits (down to the 100 ps unit), thus
identifying the primitive time up to 6.4 µs. The upper
part of the timestamp, to cover the full duration of the
burst, is stored in the header of each MTP. Up to 256
time-ordered primitives are stored in an MTP. For the
expected event rate at full beam intensity, the average
maximum of 80 primitives per frame results in packets
well below standard Ethernet payload limits. The corre-
sponding average bandwidth is significantly less than 1
Gb/s even for the most active sub-detector: even allow-
ing for rate fluctuations, at most one GbE link is used
for MTPs, leaving three available for main readout data.
The L0 trigger primitive generation firmware is im-
plemented in the TEL62 FPGAs, which also contain the
common logic to handle the data flow and L0 trigger re-
sponse (section 4.2). Sub-detector channel data are cor-
related first in the PP-FPGAs (dealing with one TDCB
each) and later in the SL-FPGA (dealing with the en-
tire board). A third layer of correlation logic might be
implemented in the SL-FPGA in case more TEL62s are
connected in a daisy chain, for sub-detectors with more
than 512 TDC channels involved in the L0 trigger (sec-
tion 5.3.1).
6.1. NA48-CHOD and RICH L0 trigger
The purpose of this firmware[23] is to produce clus-
ters of hits belonging to the same event based on the
hit times, providing a precise time reference and a hit
count. No detector-specific information is used so that
the firmware can work for different sub-detectors, such
as RICH and NA48-CHOD. The main guidelines for
the design were the minimization of resource usage and
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a stable latency for production of the primitives. The
capability to cope with the full expected hit rate while
maintaining as much versatility as possible were also
followed as guidelines. The firmware was designed to
be reliable, adaptable to any primitive-generating sub-
detector, easily upgradable, and compatible with the In-
terTEL board (section 5.3.1).
Between 2016 and 2018 the L0 trigger primitive gen-
eration for the RICH, which has 2000 TDC channels
distributed over 4 TEL62s, did not use inter-connected
boards. Analogue sums of 8 channels available from
the RICH front-end electronics were used, digitized in a
fifth dedicated TEL62 board.
In the PPs a preliminary clustering is performed. In
the SL, clusters coming from the 4 PPs are merged,
then used to generate the L0 trigger primitives. The
FPGA resources usage for the common logic (sec. 4.2)
plus this L0 trigger logic amounts to 75% (45%) of the
available logic elements and 47% (44%) of the available
memory for the PP- (SL-)FPGA.
A common 32-bit data format (“RICH format”) is
used to optimise the design efficiency: each firmware
module uses such format for input and output, allowing
to easily add, delete or reuse modules within the project.
This format includes two kinds of paired 16-bit words,
each identified by a 2-bit word ID: cluster words and
timestamp words. The choice of 16-bit words is made
to match the bus width of the InterTEL board (section
5.3.1).
Cluster words identify clusters of hits and contain: a
12-bit fine-time (T ) representing the time of the cluster
in units of 100 ps; a 8-bit hit multiplicity (N) indicating
the number of hits of a cluster; a 8-bit cluster time sum
(S ), which is the sum of the time differences between
the cluster’s “seed” time and the times of individual hits
belonging to the cluster. S is used to efficiently com-
pute the weighted average of the cluster hit times, and
is a signed number whose value remains small even for
clusters with a large number of hits.
Timestamp words contain a 28-bit word with 400 ns
LSb, with the most significant digits of the global ex-
periment time. There are 16 timestamp values in each
6.4 µs time frame. In case there are no hits correspond-
ing to a given timestamp, a fake cluster with N = 0,
S = 0 and the maximum possible T is generated. Such
clusters are called speed-data and are used to control the
firmware latency, while they are ignored by all modules.
6.1.1. Overall L0 trigger logic
Fig. 8 shows the block diagrams for PP- and SL-
FPGA firmware; the clock frequency is 160 MHz for
all modules. Primitives produced by the firmware rep-
resent time clusters of hits belonging to the same event.
Figure 8: PP- (top) and SL-FPGA (bottom) RICH/NA48-CHOD
firmware block diagrams.
In the initial stage of the PP-FPGA firmware the
TDCB hits are formatted into clusters with N = 1,
S = 0, and T is set as the hit time. Such clusters are
time-sorted at the 25 ns level, i.e. using the 4 most
significant bits of T . Data Validator (DV) modules
check the consistency of the data format throughout the
firmware: all timestamps and cluster data words must
be sorted at the 25 ns level, and after a timestamp there
must be at least one data word. If an error occurs a flag
is set, and it has to be delivered in the EOB packet. The
following Clustering Module (CM), discussed in detail
in section 6.1.2, merges clusters, which are then sent to
the SL-FPGA by a Primitive Builder (PB) module.
In the SL-FPGA, the Data Merger (DM) module
merges the clusters coming from the 4 PP-FPGAs and
potentially of the InterTEL boards. It reads data at a
rate of 1 word per clock cycle, preserving the 25 ns time
ordering and skipping timestamps and speed-data. The
module consists of 3 identical sub-modules organized
in a two-level tree structure: each of the two branches
merges the data from two of the PP-FPGAs, while the
root merges the data from the branches. When using
InterTEL boards, a 3-level DM structure can be imple-
mented. Each module is purely combinatorial, with a
FIFO buffer both on the input and on the output. Spe-
cial care was taken to reduce the length of the paths and
the number of combinatorial levels in each module. DM
sub-modules start working only if both input FIFOs are
non-empty. This could lead to starvation of data in the
FIFOs, e.g. when one PP-FPGA receives hits from TD-
CBs faster than others. Speed-data words are used to
avoid starvation: since each PP-FPGA produces at least
16 clusters per time frame, FIFOs cannot be empty for
long periods of time. The T value of speed-data is set
to the maximum possible value in order to give priority
to real data in the DM.
After another Clustering Module, the Average Calcu-
lator (AC) module computes the weighted mean of the
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clusters’ times: T is increased by the S/N ratio and S
is then reset to zero. The S/N ratio is computed with
a 8-bit FPGA-embedded divider. Finally the SL-FPGA
Primitive Builder (PB) formats the incoming data in the
standard NA62 MTP format, computes the ID for each
primitive and sends it to the standard MTP assembler
module.
6.1.2. L0 clustering module
The CM consists of sub-modules, as shown in fig. 9.
It merges clusters of hits or of other clusters that are
closer in time than a programmable value. The compar-
ison is performed only on T , while S and N are only
taken into account after the comparison of T has been
made.
Figure 9: Block diagram for the RICH/NA48-CHOD L0 clustering
module.
The Data Distributor (DD) module feeds the incom-
ing data into so-called clustering rows. There are 16
rows, each made of 4 cells and a time slot (TS) register.
Each row elaborates input hits belonging to a specific
25 ns time slot. By construction, a row can handle up
to 4 clusters per 25 ns time slot. Any cluster beyond the
fourth is discarded, and an error flag is set, to be sent
in the EOB packet. Each cell consists of a comparison
module, an embedded 18-bit multiplier and a correction
module, all interconnected by FIFOs.
The DD rearranges data into fine-time and TS, send-
ing the former to the cells and the latter to the TS regis-
ter of the proper 25 ns row. The DD is designed to send
each hit into one of two adjacent rows (rows 15 and 0 are
considered adjacent), depending on the time of the hit,
and hits belonging to the same event which happen to be
split over two adjacent 25 ns time slots can be merged
together. All the computations within the cell are done
on 9 bits: 8 bits for T and 1 more bit to handle adjacent
25 ns time slots.
The comparison of the T values and the cluster merg-
ing are performed by the cells: each cell initially stores
the first received hit or cluster as a seed and defines a
new cluster with Ts, Ns and S s values in input. If the
Ti value of an incoming cluster matches the stored Ts
within a programmable time window, Ns and S s are up-
dated: Ns = Ns + Ni, S s = S s + (Ti − Ts)Ni. If Ti does
not match Ts, the incoming cluster is passed to the adja-
cent cell, which performs the same operations. If such
cluster has a Ti that is greater than Ts, the receiving cell
increases an internal time-position field that will be used
to time-order the clusters.
The nth row can be read out when the (n + 2)th row is
being filled: this is done by flushing the row. Cells act
as a shift register, writing the time position register and
the Ts, Ns and S s of the stored cluster to the row output
FIFO. In order to keep the firmware data throughput at
1 word per clock cycle, the flushing of a row must be
completed before the row needs to be filled again. The
output latency Lo of a cluster is given by Lo = 2d +
f + m, where d is the number of cells per row, f is the
delay of the output FIFO and m is the latency of the cell
multiplier. In our case, Lo = 2 · 4 + 3 + 3 = 14. The
number of rows must be greater than Lo, and was set to
16 so that there will always be a free row to fill.
Finally, the Data Collector (DC) module retrieves
data from the rows’ output FIFO and converts them into
the RICH format. The DC module is divided into four
parts. The first one reads the data from the rows, being
able to switch between rows without missing a clock
cycle. The second part sorts the clusters of a row by ad-
dressing RAM blocks with the time position field of the
clusters. After the sorter, clusters with hit multiplicity
outside a programmable range are discarded: this al-
lows to reduce the noise related to events with too low
or too high hit multiplicity. The fourth part of the DC
reads the sorted remaining clusters and converts them to
the RICH format.
6.1.3. Test and performance
The design was simulated and implemented in the ac-
tual system since the beginning of the 2016 physics run.
Data triggered by other sub-detectors were analysed and
compared to the output of the RICH firmware, in order
to check its behaviour. The analysis isolates the events
in the RICH detector, computing their time and hit mul-
tiplicity. Fig. 10 shows the high correlation between the
hit multiplicity computed in the off-line analysis and by
the on-line RICH L0 firmware. The module inefficiency
is computed by considering all events that have zero L0
hit multiplicity but non-zero analysis multiplicity, and
is measured to be 1.24%. The probability of false pos-
itives is computed by considering all events with zero
hit multiplicity in the off-line analysis and non-zero L0
multiplicity, and is 0.005%.
The top plot in fig. 11 displays the 25 ns time slot
contained in a L0 trigger primitive versus the generation
time of the MTP including such primitive. It can be seen
that the firmware latency is very stable, being between
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Figure 10: Correlation between the hit multiplicity computed by the
RICH L0 firmware and in off-line data analysis.
2 and 3 (6.4 µs-long) time frames for the RICH sub-
detector. The same information for the NA48-CHOD
detector is shown in the bottom plot: the latency is lower
than in the RICH case, and varies between 1 and 2 time
frames, the reason being the 15% higher hit rate in the
NA48-CHOD, which reduces the latency of the DM and
the DDs.
6.2. LAV L0 trigger
The Large Angle Veto (LAV) L0 primitive genera-
tor firmware [16] works under the assumption that input
digital signals originate from the LAV front-end boards
[17]. These boards are double-threshold discriminators
producing two digital LVDS output signals from each
analogue input signal. Analogue input channels will be
referred to as blocks in the following, in analogy with
the LAV lead-glass blocks. In 2016-2018 the LAV L0
trigger primitive generator only used information from
the 12th LAV station. If information from more LAV
stations were to be used, the relevant TEL62 boards
could be connected together using InterTELs (section
5.3.1).
The LAV L0 primitive generator starts by associating
the low- and high-threshold crossings in a specific block
to build hits, and performs a slewing correction on them.
The block hits are then clustered together, based on a
programmable time interval. A LAV L0 trigger primi-
tive is built from each cluster. The FPGA resource usage
for the common logic together with the LAV L0 trigger
logic amounts to 79% (28%) of the available logic ele-
ments and 51% (39%) of the available memory for the
PP- (SL-)FPGA.
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Figure 11: Primitive generation delay for the RICH (top) and NA48-
CHOD (bottom) sub-detectors.
6.2.1. PP-FPGA logic
Fig. 12 shows a scheme of the LAV L0 firmware in
the PP-FPGA, whose main task is to generate a block
hit, if both high and low thresholds are crossed for a
block within a programmable time interval. After the
times of such hits are corrected for slewing, they are
sent to the SL-FPGA.
Figure 12: Block diagram of LAV L0 firmware in the PP-FPGA.
The LAV firmware reads data produced by the HPT-
DCs through a FIFO buffer. The input stage reads its
content at the rate of 1 word per clock cycle (160 MHz)
and sends it to the next firmware module. If the data
word is an end-of-frame counter, a global end-of-frame
signal is sent to the Event Finder module.
The time-offset and channel mapping module re-
ceives data from the input stage continuously. It checks
if a word refers to a leading-edge or a trailing-edge
time measurement and, if this is the case, it retrieves
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the proper offset value from the time-offset RAM and
the remapped channel number from the mapping RAM
and applies them to the current data word. Such memo-
ries are fully programmable by the user at configuration
time through ECS. The total input-output latency of this
module is 4 clock cycles.
The block time is reconstructed by associating the
High Threshold (HT ) and Low Threshold (LT ) cross-
ing times. For this purpose data are separated into 128
FIFO buffers depending on the channel number by the
Channel-Selector module, redirecting data words to the
corresponding channel FIFO. Frame timestamp words
are sent to all FIFOs in parallel, while leading times are
sent only to the proper channel FIFO and trailing times
are discarded. At this stage the word size is reduced
from 32 to 22 bits, by using a single bit as word type
flag (timestamp or leading-edge fine-time), discarding
the time bits overlapping between frame timestamp and
pulse time, and removing the channel number which is
encoded in the FIFO index.
The FIFOs are arranged in 64 blocks, each composed
of a high-threshold FIFO (HF) and a low-threshold
FIFO (LF), 16 and 32 words deep respectively, the dif-
ference being due to the different rates expected. Each
FIFO corresponds to two registers: a 18-bit fine-time
register and a 22-bit coarse time register. When a FIFO
is not empty, data is read out and stored in these regis-
ters, forming a 40-bit output word. If both the HF and
LF contain a complete word, i.e. both the fine-time and
coarse time registers are full, then the block is “ready”
to be read-out by the next firmware module.
The Event Finder (EF) module is a FSM which looks
for “ready” blocks and builds a block hit. When a block
is “ready”, the module reads its HT time and stores
it, then it reads the LT time and subtracts it from the
stored HT time. If the resulting difference matches pro-
grammable limits, a block hit is generated, otherwise
the earlier of HT and LT is discarded. For each gener-
ated block hit the EF produces an output data word with
block ID (6 bit), time since the start of the burst (40 bit)
and the difference of the HT and LT crossing times, also
called rise time (8 bit).
In order to perform a slewing correction, the two
threshold values, Vlow and Vhigh set in the LAV front-
end boards for every channel, are required. Such val-
ues are stored via ECS into the Threshold RAM, with
128 12-bit locations, where the least-significant bit cor-
responds to 0.1 mV and the maximum value is 409.5
mV. The Slewing Correction module retrieves the ap-
propriate threshold values from the RAM and evaluates
the corrected time t by linearly extrapolating the start-
ing point of the analogue signal, based on the measured
threshold-crossing times tlow and tlow. This module is
implemented using High Level Synthesis via Catapult R©
[19].
6.2.2. SL-FPGA logic
Fig. 13 illustrates the LAV L0 primitive generating
firmware in the SL-FPGA. The firmware collects the
block-hits coming from the PP-FPGAs and creates clus-
ters of them according to a programmable time interval.
The time of each cluster is calculated by averaging the
times of the block hits contained in the cluster. Then, a
LAV L0 trigger primitive is generated from each clus-
ter. Finally, the primitives are time-sorted and sent to
the MTP assembler module.
Figure 13: Block diagram of the LAV L0 firmware in the SL-FPGA.
The first stage is the Data Merger (DM) module, a
FSM handling the 4 input FIFOs containing data com-
ing from each PP-FPGA. The DM reads data from the
first non-empty FIFO of all enabled PP-FPGAs; in case
two or more FIFOs are not empty at the same time, the
priority switches cyclically. The DM produces a global
End-of-Frame (EoF) word when it receives an EoF word
from each of the enabled PP-FPGAs. Output data from
the DM is stored in another FIFO buffer.
The Clustering Module (CM) reads data from such
FIFO and creates clusters from block hit times that
match within a programmable interval. At this stage,
the information about block number and rise time is dis-
carded. The CM is composed of 32 cells, connected in
series in a shift-register fashion. The first time value re-
ceived by a cell is stored, creating a cluster. When a
cell receives further time values, it evaluates their dif-
ference with respect to the stored value and compares it
with a programmable limit: if the difference is within
the limit, the cell adds it to the stored cluster, otherwise
the cell sends the new time value to the next cell. The
limits of the matching interval are asymmetrically pro-
grammable (up to ±12.5 ns) through ECS. When the
CM reads the global EoF word, the whole module acts
as a shift-register, outputting the register contents for
each cluster. Such information is sent to the Average
Calculator (AC) module, which computes the average
of hit time differences with respect to the first block hit
time. Such value is finally added to the stored time, ob-
taining the final fine-time for the cluster. This procedure
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is used in order to reduce the size of the words used in
the division, and therefore save FPGA resources.
The Sorting Module (SM) receives cluster data from
the AC and time orders them. The architecture of the
SM is similar to that of the CM: it is composed of 32 ba-
sic cells connected in series. Each cell receives a word
containing the cluster time and number of hit values; the
first is stored, and a time position register initialised at
zero. When subsequent data arrive, if their time value is
greater than the stored one, the cell just sends such data
to the next cell. On the contrary, if the time is smaller
than the stored one, the cell increments the value of
its time position register before sending the data to the
next cell. When the EoF signal is received, the whole
module acts as a shift-register outputting all the cluster
times, number of hits, and respective time position val-
ues. Such data is stored into a RAM addressed with the
time position value, and the number of clusters is also
counted. Finally the RAM is read out starting from ad-
dress 0 up to the number of clusters previously counted,
producing time-sorted L0 trigger primitives.
6.2.3. Test and performance
The LAV L0 trigger generating firmware design was
simulated and implemented in the TEL62 board for the
most downstream LAV station (LAV12) and tested in
the NA62 2015 run. It was fully operational and was
used in veto on the K+ → pi+νν trigger stream during
the 2016-2018 data-taking. The firmware performed ac-
cording to specifications, producing an average rate of ∼
1 MHz of primitives with an average beam intensity of
18 · 1011 protons on target per burst. Fig. 14 shows the
25 ns time slot contained in a trigger primitive versus
the generation time of the MTP in which such primitive
is contained: the firmware latency is between 1 and 4
(6.4 µs-long) time frames.
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Figure 14: Primitive generation delay for LAV12.
6.3. MUV3 and CHOD L0 trigger
The MUV3 and CHOD detectors are both charged-
particle detectors. Each is a single plane of plastic scin-
tillator, segmented in the plane orthogonal to the beam
to form differently-sized “tiles”. Similarities among the
two sub-detectors led to the development of a common
L0 trigger logic, with slight sub-detector specific differ-
ences.
The MUV3 detector is composed of 148 tiles, with
140 “outer” tiles, which can be uniquely assigned to one
sub-detector “quadrant”, and 8 “inner” tiles, closer to
the beam pipe where the rate is higher, which cannot be
assigned to any quadrant.
About 14 MHz of muons are expected to cross
MUV3, half of that rate being in the inner tiles, with
more than 3 MHz in one of the tiles. Each tile is read-out
by two photo-multipliers 20 cm downstream, with their
glass window facing upstream. About 8% of incident
muons pass through the glass window of one of the two
PMs of a tile, causing Cˇerenkov light to be produced
there; the signal from such light reaches the TDC about
2 ns earlier than the signal due to scintillation light.
The CHOD detector is composed of 152 tiles, ar-
ranged into four identical “quadrants”, each read-out by
two silicon PMs (SiPMs) situated outside of the detec-
tor acceptance and connected to the tiles by wavelength-
shifting fibres. About 10 MHz of charged particles are
expected to cross the CHOD, with a more uniform dis-
tribution among tiles than in the case of MUV3.
Each PM of the above sub-detectors is connected
to one channel of a Constant Fraction Discriminator,
which outputs fixed-length digital pulses to the TDCs.
As the pulse has a fixed length, the trailing-edge mea-
surement made by the TDC does not contain useful
information, and is discarded. Higher-rate PMs are
assigned to channels with the highest readout priority
within the HPTDC (channel 0 of each 8-channel group).
The MUV3 is equipped with 3 TDCBs (12 HPTDCs) to
accommodate the 296 PMs, with two 8-channel groups
being uniquely reserved to the highest-rate tile; CHOD
uses 3 TDCBs, one of those being shared with another
sub-detector, so that 10 HPTDCs accommodate its 304
SiPMs.
In both detectors, so-called candidates are formed by
combining the hits in the two PMs of each tile; hits in
close time coincidence in both PMs result in a “tight”
candidate. To counteract the time jitter related to early
Cˇerenkov light, the latest of the two close-in-time hits
defines the candidate time in MUV3, while the average
time of the two hits defines the CHOD candidate time.
A PM hit that is not in coincidence with a hit in the
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other PM of the same tile forms a “loose” candidate, for
which the candidate time is simply the hit time. Both
tight and loose candidates are produced to maintain high
efficiency in case one of the two channels of a tile is not
working properly, or if the time alignment between the
two channels is poor. Typical coincidence windows are
10 ns for MUV3 and 15 ns for CHOD (reflecting the
intrinsic time resolutions).
MUV3 is used in the L0 trigger to tag muons, while
the CHOD is used to tag any charged particle. The
first part of the L0 trigger logic, implemented in the
PP-FPGA, builds candidates based on hits from the two
PMs in each tile. The second part, implemented in the
SL-FPGA, merges coincident candidates into L0 trig-
ger primitives, in such a way that the primitives are pro-
duced in time order. The L0 trigger primitives encode
trigger conditions, which are used to make L0 trigger
decisions in the L0TP. For the CHOD those conditions
are: at least one candidate in any quadrant (Q1); less
than 5 tight candidates (UTMC); candidates in at least
two quadrants (Q2); and candidates in at least one pair
of diagonally-opposite quadrants (QX). For the MUV3
the conditions are: at least one candidate (M1); at least
one candidate in an outer tile (MO1); at least two candi-
dates in outer tiles (MO2); and candidates in at least one
pair of diagonally-opposite quadrants, recalling that in-
ner tiles are not assigned to a quadrant (MOQX). The
MUV3 conditions that utilise only the outer tiles are
used to select muons; using only the outer tiles substan-
tially reduces the trigger rate while only slightly reduc-
ing the trigger acceptance.
6.3.1. PP-FPGA trigger logic
Fig. 15 shows the outline of the PP-FPGA logic. TDC
hits are read from the PP-FPGA TIB, arranged in 6.4 µs
frames and time ordered at the level of 25 ns. Combin-
ing the frame timestamp and the hit fine-time, an abso-
lute time since the beginning of the burst can be associ-
ated to each hit.
The logic requires hits from the two PMs of the same
tile to be in adjacent TDC channels: to enforce this, hit
channel IDs are remapped, based on the contents of a
programmable memory initialized by the user. As the
CHOD detector shares one TDCB with another sub-
detector, hits from the other detector are removed in the
first firmware stage, using a flag in the above channel-
mapping memory which can be also used to mask mal-
functioning channels.
TDC hits are then sent to one of 64 “tile” modules ac-
cording to their (modified) channel ID, via two stages of
multiplexer modules, first separating into 8 subgroups
of 16 channels each and then separating each subgroup
Figure 15: Schematic of the MUV3/CHOD PP-FPGA L0 trigger
firmware (a), with detailed schematic of the tile module (b).
into 8 tiles of two adjacent channels. Each tile mod-
ule contains two “channel FIFO” buffers used to store
hits from the two channels of the same tile, plus a co-
incidence module that compares absolute hit times. If
hits have times within the (programmable) coincidence
window they are combined into a tight “candidate”, oth-
erwise the earlier hit is converted to a loose candidate,
while the later one remains in the buffer. All candidates
are written to a “candidate FIFO” buffer.
In normal operating mode, hits are converted to loose
candidates if they remain in the channel buffer longer
than a time-out of 125 ns; this feature prevents hits from
building up in the channel buffers in case one channel
has more hits than the other in the tile. However, once
all the hits of a frame have reached the channel buffer,
the firmware enters “loose mode”: the time-out is re-
duced to 12.5 ns, so that remaining hits can be processed
before the arrival of the next frame, without affecting the
production of tight candidates. If the next frame arrives
before all hits have been converted into candidates, all
buffers are cleared to make way for the incoming data.
The 8 candidate buffers of each subgroup are seri-
alised, with priority given to larger channel IDs, and
written to a subgroup output buffer; such buffers are se-
rialised in the same way, and the candidates sent to the
output module.
The output module writes the information of each
candidate in a 32-bit data word, stored in an output
buffer FIFO, for transfer to the SL-FPGA, again in a
timestamped 6.4 µs frame format. Each data word
records the candidate time within the frame, its tile num-
ber, flags to indicate it as as an inner or outer tile, and the
quadrant number. The latter two pieces of information
are extracted from a dedicated programmable memory.
A frame ends when all the hits in a frame have been
processed or when the next frame has arrived.
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6.3.2. SL-FPGA trigger logic
The CHOD/MUV3 L0 trigger logic in the SL-FPGA
is shown schematically in fig. 16. The SL-FPGA re-
ceives data from 3 PP-FPGAs. The data are read from
input FIFO buffers using a round-robin technique when-
ever one of the buffers is not empty. The frame times-
tamp is combined with the time information in the data
words to recreate the candidates’ times. Reading from
a buffer stops at the end of each frame, until all other
buffers have also completed reading and each candidate
has been sent to the sorting module; this maintains data
synchronisation from the three input buffers.
Figure 16: Schematic of the MUV3/CHOD SL-FPGA L0 trigger
firmware (a), with detailed schematic of the clustering module (b).
The sorting module contains two sets of 64 “sort-
ing FIFO” buffers (fig. 16). Candidates in consecutive
frames are sent alternately to the first or second set of
buffers, and they are divided among the 64 buffers in
each set according to their time within the frame, each
buffer storing hits related to a 100 ns time interval, with
earliest hits in the first and latest hits in the last buffer.
Once all candidates from a frame have been written,
they are passed to the clustering module.
Each sorting buffer is read first-to-last, so that candi-
dates are read in time order (at the 100 ns level). The
first candidate in each frame is converted to a “clus-
ter” format, and is set as the “distributor cluster”. The
cluster format contains: the cluster seed time (T), be-
ing the time of the candidate that created the cluster; the
summed time-difference (DT) between any merged can-
didates and the cluster seed time; the number of candi-
dates (N) merged into the cluster; two counters to record
the number of tight and loose candidates; two counters
to record the number of inner/outer tile candidates; and
four flags to record which quadrants the merged candi-
dates are assigned to.
The second candidate in the frame is read and the
time of the candidate is compared to the seed time of
the distributor cluster. If the difference is less than a
(programmable) matching time window, the candidate
is merged into the distributor cluster. If not, the candi-
date is converted to the cluster format: if the candidate
time was smaller (earlier) than the distributor cluster,
the new cluster is sent directly to the cluster array; oth-
erwise, the distributor cluster is sent to the cluster array
and the new cluster becomes the distributor cluster.
The cluster array consists of 16 rows of 8 cells, each
row corresponding to one of the sorting buffers. Each
cell can store one cluster. When a cluster is sent to an
empty row, the cluster simply occupies the first cell in
the row. The time of each following cluster is compared
to the seed time of the cluster in the first cell of the row:
if the difference is less than the (programmable) match-
ing time window the two clusters are merged. If not,
and the incoming cluster time is larger (later) than the
existing cluster, the incoming cluster occupies the first
cell and all existing clusters in the row are shifted to the
next cell; otherwise, the incoming cluster just moves to
the next cell. Typical matching time windows are 10 ns
wide.
No more clusters are sent to the Nth row of the clus-
ter array once the Nth+2 row starts being filled. Addi-
tionally, the last cluster written to the Nth row must be
allowed time to move down the row eight times, corre-
sponding to the eight cells in the row. Once these two
conditions are satisfied, the Nth row can be emptied. The
rows are emptied by reading the eight cells one-by-one,
starting from the one with the largest index; this pro-
cedure ensures that clusters leave the sorting module in
time order.
Clusters are converted to trigger primitives in the
primitive converter module. Trigger primitives consist
of an absolute primitive time PT = T + DT/N (recall
that T , DT and N are stored in each cluster), and a prim-
itive ID encoding up to 16 sub-detector conditions, com-
puted based on the different counters and flags recorded
in the cluster. The primitive ID is sub-detector spe-
cific: the CHOD contains flags for the Q1, Q2, QX, and
UTMC conditions; while the MUV3 contains flags for
the M1, MO1, MO2, and MOQX conditions.
6.3.3. Test and performance
Several checks are performed, both on-line and off-
line to validate and monitor the correct functioning of
the system, such as those concerning the correct assign-
ment of tiles to quadrants, which is crucial for L0 trigger
primitive generation.
The total number of tight and loose candidates per tile
in a burst, as well as the number of TDC channel hits,
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Figure 17: Top: Distribution of TDC hits in each MUV3 channel
(black solid histogram), tight (light grey/mauve filled region) and
loose (dark grey/blue filled region) candidates in each tile. Bottom:
computed number of missing MUV3 TDC hits per channel.
are written to the End-of-Burst data packet available off-
line. Hence, any malfunctioning leading to hit losses
can be monitored, by summing the number of TDC hits
in the two channels of a tile and subtracting the num-
ber of loose candidates plus twice the number of tight
ones: such checks show that hit losses are ≈ 2 × 10−6
in the MUV3 logic and ≈ 4 × 10−4 in the CHOD logic
(fig. 17). In the MUV3 logic the losses mostly appear
in noisy channels and are likely due to anomalous TDC
hits filling the channel buffers of the tile modules. In the
CHOD logic the losses are likely due to the processing
of TDC hits from one frame not being finished before
the arrival of the next one; this effect is larger in CHOD
due to the larger average hit multiplicity per event, fur-
ther exacerbated by the presence of anomalous events in
which tens of CHOD tiles are hit simultaneously.
The efficiency of MUV3 M1 condition is above
99.5% while the efficiency of the CHOD Q1 condition is
above 98.5%, as measured using a sample of K+ → µ+ν
decays collected with a minimum-bias control trigger
(fig. 18). The FPGA resources usage for the common
logic together with the MUV3 L0 trigger logic amounts
to 74% (62%) of the available logic elements and 48%
(37%) of the available memory for the PP- (SL-)FPGA.
The figures for the CHOD trigger logic are the same,
except for the PP-FPGA logic resources being 87% due
to the more complex time-averaging algorithm.
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Figure 18: Efficiency of the CHOD Q1 (black dots) and MUV3 M1
(white dots) primitive trigger conditions as a function of track mo-
mentum.
7. ADC-based L0 trigger logic
Information from the NA62 calorimeters is combined
in L0 trigger primitives that encode trigger conditions
based on the number of coincident clusters and the total
energy contained within those clusters. To determine
the number of clusters and the total energy, a cluster
search is performed in the calorimeters. In the LKr, the
cluster search is performed in two steps, with two one-
dimensional algorithms; the first step is implemented in
the Front-End boards, while the second is implemented
in the Merger boards. In the other calorimetric sub-
detectors the cluster search is performed in a single step,
with a single one-dimensional algorithm implemented
in the Front-End boards.
In the case of the LKr, each Front-End board receives
data from a vertical “slice” of the detector that is one
super-cell wide and runs the full height of the LKr. The
cluster search in the Front-End boards comprises three
steps. First, a peak search in space is made by seeking
an energy peak in neighbouring super-cells at a fixed
sample time. Next, a peak search in time is made by
seeking an energy peak in neighbouring samples in each
super-cell. Finally, the energy in each peak is compared
to a (programmable) threshold; peaks that contain less
energy than the threshold are discarded. For all remain-
ing peaks a parabolic interpolation is performed, fol-
lowed by a constant-fraction discrimination, to more-
precisely determine the energy and time of the recon-
structed peak.
The reconstructed peaks are propagated to the Con-
centrator board, where the peaks are merged into clus-
ters and time-binned in a dual-ported circular RAM
buffer. L0 trigger primitives based on programmable
conditions on energy sums and cluster multiplicities are
produced at the output of the circular buffer. The L0
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trigger primitives are then sent to the L0TP in UDP
packets over the standard GbE links.
In the first NA62 data-taking period (2016-2018) only
information from the LKr was utilised. Further informa-
tion on this trigger sub-system will be made available
elsewhere.
8. L0 trigger primitives readout
An independent acquisition of the L0 trigger prim-
itives was implemented, which allowed the collection
and analysis of all generated L0 trigger primitives just a
few seconds after the end of a burst. In the early years
of the experiment, this system was used extensively to
commission the L0 trigger system. During the data-
taking, it was used primarily: to investigate any mal-
function of the L0 trigger system; to monitor on-line the
generation and synchronisation of the L0 trigger primi-
tives; and to monitor on-line the instantaneous time pro-
file of the beam.
The L0 primitive acquisition system is composed of 7
GbE switches21, each dedicated to one of the L0 trigger
primitive generating sources, and one rack-mounted ac-
quisition PC with 7 dedicated GbE ports. The switches
are connected in a daisy-chain, forming a private net-
work connected to the acquisition PC. The PC can fully
configure the switches, allowing to enable or disable
each primitive stream and the primitive acquisition in-
dependently. Three ports in each switch are used for
the L0 primitive data streams: one to receive data from
the generating sub-detectors, one to send it to the L0TP
(section 9) and one to mirror such data and send it to the
acquisition PC; two more ports per switch are used to
configure the network.
On the acquisition PC, based on Linux22, a number
of control programs (daemons), managed by the experi-
ment Run Control system through DIM, continuously
run one instance of the acquisition software for each
primitive-producing sub-detector. The daemons listen
to specific Ethernet ports (one per sub-detector) and ac-
quire MTPs sent by the sub-detectors, performing a fast
analysis on them and storing them to local disks. The
primitive acquisition software is based on standard C++
Ethernet sockets, and is optimized in terms of perfor-
mance in order to be able to acquire all the MTPs pro-
duced in a burst. It uses DIM for synchronization with
the experiment, receiving the run and burst number and
the SOB and EOB signals.
21D-Link DGS-1100-08
22CentOS 7 64-bit [20].
Each primitive-generating sub-detector delivers one
MTP per 6.4 µs during the ∼ 5 s long burst; the number
of primitives generated by sub-detectors in 2016-2018
at ∼ 60% of nominal beam intensity roughly varied from
∼ 5 · 106 (LKr) to ∼ 30 · 106 (NA48-CHOD) per burst,
resulting in raw (binary) files of the order of 1 GB per
burst. The amount of data produced imposes the use of
a downscaling factor for permanent storage. Once ev-
ery N bursts the complete set of generated primitives
is acquired, while for all other bursts just one MTP ev-
ery D is acquired; the N and D values are set accord-
ing to run conditions and beam intensity, and are nor-
mally both of order ∼ 10. The non-downscaled prim-
itive data files are stored on the CASTOR CERN hi-
erarchical storage system [21], from where they can be
retrieved for trigger efficiency studies or debugging pur-
poses. The reduced files with “downscaled primitives”
are instead stored temporarily on a local disk of the ac-
quisition PC, promptly decoded and used by an on-line
monitoring system, which shows information on a dis-
play in the control room.
The primitive fine-time information was used to syn-
chronise all the sub-detectors participating to the L0
trigger: the time correlation between the primitives
from RICH and other sub-detectors was used for relative
time alignment. The decoding and analysis program and
the correlation algorithm are based on ROOT [22]. The
acquisition program also produces ASCII files contain-
ing beam time profile information used for monitoring
and to provide feedback to the SPS operators.
9. The L0 Trigger Processor
The single L0TP [26] has the task of collecting the
L0 trigger primitives from participating sub-detectors,
time-aligning them and comparing them to a set of pro-
grammable conditions (“masks”), in order to generate
L0 triggers which must be precisely timed in order
to be dispatched as time-synchronous pulses. It does
so while allowing flexible source masking and trigger
down-scaling, and can also autonomously generate spe-
cial L0 triggers for different purposes.
9.1. Hardware
The L0TP is implemented on a commercial FPGA
development board23, hosting an Altera Stratix R© IV
FPGA24. A simplified scheme of the L0TP connections
is shown in fig. 19.
23Altera DE4 Development and Education board by Terasic Inc.
24Altera EP4SGX530KH40C2, with 530K logic elements, 27 MB
of embedded RAM and highest speed grade.
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Figure 19: Overview of the logical connections of the L0 Trigger Pro-
cessor.
L0 trigger primitives are received from the partici-
pating sub-detectors (sources) as MTPs (UDP packets)
over GbE. The development board hosts four GbE ports
connected with serial SGMII interfaces to the FPGA;
four additional GbE ports were added by using two
daughter cards with two GbE ports each25, connected
with a parallel RGMII interfaces, resulting in a total of
8 GbE ports. Seven of the GbE links are used for receiv-
ing L0 trigger primitives and one is reserved to transmit
detailed L0 trigger information to the PC farm.
A custom auxiliary daughter card is used to inter-
face the L0TP with the master clock delivered via TTC,
through the use of a TTCrq daughter card[18] (host-
ing an opto-receiver, TTCrx decoder chip and QPLL),
and to dispatch the LVDS L0 triggers to the first
sub-detector LTU module (section 3) of the distribu-
tion daisy-chain. The auxiliary card also collects the
CHOKE/ERROR signals from each sub- detector.
9.2. Functional overview
The L0TP firmware consists of the logic to receive
MTPs via GbE, a module to time-align them, the logic
to time-align the primitives, and the algorithm to check
trigger matching conditions using an associative mem-
ory. Other modules handle the dispatching of L0 trig-
ger information to all TDAQ devices and to the PC
farm. The L0TP logic was implemented entirely using
the internal FPGA resources, without using any external
memory device.
There are two clock domains used in the L0TP
firmware: the master 40 MHz clock from the TTC dis-
tribution system, and an internally-generated 125 MHz
clock from a PLL fed with the internal 50MHz oscilla-
tor of the development board. The former is used to syn-
chronize the L0TP with the rest of the experiment and
25Terasic HSMC-NET.
to drive all outputs, while the latter is used for the trig-
ger algorithm logic and GbE communication modules.
Dual-clock FIFO buffers and multiple synchronization
flip-flops were used for safely interfacing the two clock
domains.
L0 trigger primitives are generated asynchronously
by the sub-detectors that participate in the L0 trigger.
The latency of the primitive generation strongly de-
pends on the complexity of the sub-detector and the al-
gorithms used to produce them. For this reason L0 trig-
ger primitives related to the same physical event in the
detector, but generated by different sub-detectors, can
be delayed with respect to each other. By imposing a
6.4 µs time-frame structure on the dispatch of MTPs
from the sub-detectors, the delays can be defined in
terms of an integer number of MTPs; thus primitives
related to the same event might be stored in MTP Ni for
a faster source and in MTP N j > Ni for a slower one.
Such an MTP offset must be compensated by the L0TP.
Moreover the L0TP must allow enough flexibility in the
time-alignment procedure to accommodate fluctuations
in the primitive-generation latency and the latency asso-
ciated to the transmission of the primitives through the
network.
9.3. Input and frame alignment
An UDP/IP packet handling module (ethlink) was de-
veloped to send/receive information through the GbE
links, interfacing the internal logic with the external
physical interface devices. A hardware UDP/IP stack
transmits and receives Ethernet frames with a maximum
payload length of 1500 bytes; for simplicity, L0TP does
not support fragmentation or jumbo frames. The eth-
link module architecture is optimized to sustain the the-
oretical maximum throughput of the GbE standard with-
out any data loss, managing up to 1,448,000 (81,274)
frames/s with minimum 46 B (maximum 1.5 kB) frame
payload.
An extraction module reads L0 trigger primitives
from the ethlink, processing the seven GbE links in par-
allel: one 32-bit word is extracted every 4 clock cy-
cles (32 ns). For each incoming primitive, the extrac-
tion module performs some time consistency checks, to
guarantee the correctness of the time frame structure
and prevent misbehaviour in case primitives arrive too
late with respect to the corresponding event time and the
maximum allowed L0 trigger latency; if inconsistencies
are detected the data is discarded and a fatal error flag is
raised.
The extracted primitives enter a programmable delay
module which compensates for any MTP offsets ∆Ni be-
tween primitive sources, in order to realign packet N
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from the fastest source with packet Ni = N + ∆Ni from
source i. The primitives from the fastest source (e.g.
those with 0 MTP offset) are stored in dedicated FIFO
buffers, while the first ∆Ni frames from slower ones are
skipped because these MTPs do not contain viable prim-
itives by definition. When the first non-skipped MTP
arrives from the slowest source, the delay module reads
it directly from the ethlink while reading the first packet
stored in the buffers for the faster sources. By continu-
ing to read from the buffers and the ethlink in this way,
the MTP offset is taken into account. The FIFO buffers
used to store primitives from the fastest sub-detectors
are 8K words deep, thus posing no practical limitation
to the maximum possible delay at the expected prim-
itive rate (up to 800 µs for a 10 MHz primitive rate).
During the 2017 run a 3-frame delay (19.2 µs) was in-
troduced only for the calorimetric L0 primitive gener-
ator, but larger values are expected when GPU-based
primitive generators are introduced.
9.4. Primitive alignment
L0 trigger primitives pass from the delay module to a
second time-alignment module, in which they are stored
in circular RAM buffers, one per source, using the prim-
itive time to generate the memory address. Some of
the least significant bits of the (25 ns LSb) timestamp
and some of the most significant bits of the (100 ps
LSb) fine-time are used to generate the memory ad-
dress; the number of fine-time bits, and therefore the
time “granularity” of each memory location, is set by
a programmable parameter. At most three fine time bits
can be used, so the finest possible granularity is 3.125 ns
per memory location. This approach results in a rough
time alignment of the primitives. Each memory loca-
tion can store one primitive, therefore primitives from
the same source with time differences smaller than the
granularity might overwrite each other; the probability
of such overwriting depends on the primitive rate, thus
ultimately on beam intensity, and can be measured using
the independent primitive acquisition system (section
8). Such overwriting would result in some primitives
being lost, and is avoided by ensuring that the sources
only provide a single primitive for physical events closer
in time than the finest L0TP granularity, or even further
spaced in time, according to the intrinsic time resolu-
tion of sub-detectors. Each time-alignment buffer has
16K locations, in which both primitive IDs and times
are stored; the maximum span for time alignment de-
pends on the granularity, and is 51 µs when using the
full 3.125 ns granularity.
Writing into the time-alignment buffers by using the
primitive time results in sparse data, and time con-
straints do not allow a complete scan of the (mostly
empty) entire buffer for reading at the rate of one lo-
cation per granularity time unit, required to keep pace
with the writing. To overcome this issue, the L0TP re-
quires one (configurable) source to act as a “reference
sub-detector”. The memory addresses of all reference
sub-detector primitives are not only stored in the time-
alignment buffer, but also in a separate, dedicated FIFO
buffer. The latter buffer is used to mark the memory ad-
dresses that will be considered by the reading process.
With the above approach, the reference sub-detector
must be included in every L0 trigger mask: this is a
limitation, in that it would make impossible to mea-
sure the trigger efficiency of such sub-detector from the
data. Thus a second source is required to be a “control
sub-detector”, with primitives from the control detec-
tor stored in another dedicated FIFO buffer. The con-
trol primitives are used to read from the time-alignment
buffers, independently from the reference detector but
in an identical way. Therefore, the L0TP ultimately
generates two types of L0 trigger: one driven by the
presence of a trigger primitive from the reference sub-
detector, and the other from the control sub-detector.
The two trigger samples are correlated through their
origin from common physics events, but are not corre-
lated in terms of sub-detector and L0 trigger primitive
generation logic, so the events triggered by the control
sub-detector can be used to measure the efficiency of
the reference sub-detector trigger (and vice versa), and
therefore ultimately the efficiency of any trigger con-
dition. During the 2016-2018 data-taking the RICH
was typically used as the reference sub-detector, while
the NA48-CHOD was mostly used as the control sub-
detector.
Due to the time constraints in reading the time-
alignment buffers, the L0TP cannot clear the time align-
ment buffers whenever the writing address correspond-
ing to input primitives rolls over the buffer address size.
In order to distinguish old and new primitives, some of
the most-significant bits of each primitive time stamp
(the lowest changing every 51.2 µs) are also written in
the alignment buffers, and are checked at reading time.
9.5. Primitive matching
In order to cope with some variability of primitive
generation latencies from any source, which could cause
primitives related to the same event to occur in different
MTPs for different sources, the L0TP waits for some
programmable time (specified in terms of number of re-
ceived MTPs) before starting to read primitives from
the time-alignment buffers. The reading process starts
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when a “received MTP” counter reaches a given (pro-
grammable) value. The read address is taken from the
first primitive of the reference or control sub-detector,
and the contents of all time-alignment buffers are read
at that address. As mentioned, primitives for which
the most significant bits of the timestamp do not match
those of the current cycle of memory reading are ig-
nored. Primitives related to the same event from dif-
ferent sources may have small time differences, and can
therefore be in adjacent memory addresses. To avoid
any trigger inefficiency due to such edge effects, every
time a memory location is read, both the previous and
the next locations are also read.
A time selection around the reference sub-detector
time is performed at this time, using the full fine-time
information. Each primitive in the three memory loca-
tions that are read is considered a valid match only if
it is within a (programmable) time window around the
reference sub-detector primitive time. In such case it is
passed to the Associative Memory module (AM). The
time window sizes can be different for each source, and
are of order ±5 ns, reflecting the on-line time resolution
of the sub-detectors.
The AM consists of two parts: the first is a shift regis-
ter, which stores the primitives that were read from the
time-alignment buffers for all sources. A bitwise OR
of the primitive ID of each matching primitive is per-
formed, making an overall primitive ID for each source,
with associated trigger time information from the ref-
erence (or control) detector primitive time. Such ID is
then managed by the second part of the AM, acting as
an associative PROM, comparing the overall primitive
IDs of all sources against a programmable table of valid
L0 trigger masks. Such masks define all the conditions
that should generate a L0 trigger. Each bit of a trigger
mask can be set as required, prohibited (e.g. for vetoing
sub-detectors), or “ignore”, and a bitwise AND of all
non-ignored bits defines a mask as being matched. The
L0TP allows up to 16 independent trigger masks, which
are all checked in parallel in one clock cycle.
To avoid exceeding the maximum L0 trigger rate,
triggers from each mask can be down-scaled by a mask-
dependent factor D, meaning that only one out of D oc-
currences of a mask being matched actually causes a L0
trigger to be produced. The generated L0 trigger-type
only encodes the masks which were satisfied and also
accepted by the down-scaling algorithm. However, all
information about matched masks is made available in
the data through the PC farm.
9.6. Output stage
When at least one of the L0 trigger masks is matched
and not downscaled, a L0 trigger is produced. It must
then be dispatched to all sub-detectors after a pro-
grammable fixed latency TL with respect to the originat-
ing event. A 32K-word deep circular buffer, with each
location corresponding to 25 ns giving a maximum stor-
age time of 800 µs, is implemented as a dual-port RAM.
The buffer is used to synchronise the triggers to their
originating events. The instruction for L0 triggers to
be dispatched is stored in the buffer at a location deter-
mined by the least significant bits of the overall trigger
time.
Reading from the buffer is delayed by the “latency
time”. At the beginning of the burst a (25 ns pe-
riod) timestamp counter starts counting, while the buffer
read-address remains idle. When the counter reaches a
programmed value, corresponding to the overall L0 trig-
ger latency time, the read-address starts incrementing
from the first buffer location with the same 25 ns pe-
riod, thus reading location N at the time N + TL/25 ns,
while at the same time clearing the location. During the
2016-2018 run the actual latency used was 197 µs, but
larger values will be required when introducing GPU-
based primitives (section 10).
If the read location contains trigger information
matching the current read cycle, such information is
used to dispatch a L0 trigger to all sub-detectors. The L0
trigger consists of a 25 ns long synchronous pulse giving
the trigger time information, and an asynchronous 6-bit
trigger-type word which can be used by sub-detectors
for selective readout. Detailed information is dispatched
to the PC farm as the L0TPs event data, which allows
off-line reconstruction of features of the triggered event.
Such data includes the fine-time and ID of the primitives
in all three buffer locations from each sub-detector, the
event timestamp, and a “trigger flag” that encodes which
of the trigger masks were matched.
The L0TP can generate so-called special triggers au-
tonomously. The Start-of-Burst (SOB) trigger is the first
trigger dispatched by the L0TP at the beginning of each
burst, and the End-of-Burst (EOB) trigger is the last
trigger dispatched at the end of each burst. The EOB
trigger is used to request data frames containing sum-
mary, statistics and monitoring information from each
sub-detector, which are collected together with the main
data; one mandatory piece of information produced by
each sub-detector is the local timestamp value at which
the EOB signal was received: this allows an equality
check on the number of clock cycles counted by each
sub-detector during the burst, thus ensuring consistency
of time measurements.
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Besides trigger primitives, the L0TP also handles
asynchronous CHOKE/ERROR signals from the sub-
detectors, which are used to monitor overload condi-
tions in the readout systems. Whenever one of such
signals is active from any (unmasked) source, no L0
triggers are dispatched by the L0TP. In order to al-
low data acquisition efficiency and integrity to be as-
sessed at all times, both the start and the end of any
CHOKE/ERROR condition are signalled to all sub-
detectors and the PC farm by delivering special triggers,
which must be acknowledged as usual.
To avoid exceeding the design L0 trigger rate of
1 MHz, an autochoke protection mechanism was im-
plemented. The autochoke causes the L0TP to stop dis-
patching triggers (notifying all systems) in case beam
intensity fluctuations resulted in instantaneous rates
above such value. When a programmable “full” level is
reached in the output-link buffers, the L0TP continues
to process triggers but does not dispatch them (except
for the appropriate CHOKE special trigger).
Random, periodic and calibration triggers are also
generated autonomously by the L0TP for testing and
monitoring purposes. Random triggers are generated
using linear feedback shift registers, with a trigger be-
ing produced when the least-significant bit of a pseudo-
random number is set. The rate of random triggers is
a programmable parameter of the L0TP. These triggers
are used to test the performance of the TDAQ system.
A pulse generator is used to produce two different pe-
riodic trigger flows, with independently programmable
periods in units of 25 ns. Such triggers are used to
measure noisy channels in the GTK and to monitor the
pedestal values of the cells of the LKr electro-magnetic
calorimeter. Both random and periodic triggers can be
inhibited during part of the burst in a programmable
way.
Finally, several sub-detectors need special triggers for
calibration purposes: when a sub-detector participating
to L0 trigger generation sends primitives with the most
significant bit set, the L0TP forces the generation of a
trigger, skipping the alignment and time-matching logic
entirely.
10. GPU-based trigger
The relatively large latency of the NA62 L0 trig-
ger allows the use of selection criteria usually ap-
plied at higher trigger levels. Although the process-
ing power of FPGA devices is steadily increasing, non-
reconfigurable processors (CPUs or GPUs), are still un-
beatable for problems requiring complex calculations.
As a pilot project, we studied the possibility of using
Graphics Processing Units (GPUs) to generate complex
trigger primitives at the lowest trigger level in NA62.
The parallel architecture of GPUs can be exploited to
parallelize complex reconstruction algorithms or to si-
multaneously process several independent and uncorre-
lated events. In contrast to more common computational
uses of GPUs, their use in a hard real-time scenario
requires consideration of the total latency besides the
sheer computing throughput. Because of their many-
core architecture, GPUs reach their theoretical peak per-
formance only when processing large enough datasets.
This results in an increase of the latency, which can be
an issue in a system where the arrival times of the events
to be processed fluctuates randomly. Moreover, the to-
tal latency is also affected by the transfer time of events
from the readout system to the GPU memory and the
time required to initiate processing and deliver results
to their consumer.
The NA62 GPU trigger system consists of four parts:
TEL62 logic, Network Card, GPU kernel and Synchro-
nizer. The data are pre-processed in TEL62 boards
and then sent to the GPU through a custom recon-
figurable PCI Express (PCIe) Network Interface Card
(NIC), called NaNet [27]. NaNet allows real-time pro-
cessing, by handling the data streams coming from the
readout boards and sending the reconstructed events di-
rectly to the GPU memory, coordinating with the host
CPU to launch the processing stage. The events, pro-
cessed by a dedicated GPU kernel, are then sent to a
Synchronizer to adapt the GPU results to the periodic
primitive structure required by the L0TP for the match-
ing with other sub-detector trigger primitives.
As a first application, we focused on the possibility to
reconstruct the Cˇerenkov rings produced by charged
particles in the NA62 RICH detector (GPURICH trig-
ger).
10.1. TEL62 GPURICH logic
While the standard L0 trigger logic for the RICH
(section 6.1) produces multiplicity-based primitives
working on 8-channel analogue sums, the 4 TEL62s
used for readout also produce a flux of compressed data
for GPU elaboration, containing information on all the
PM hits.
Figure 20: Block diagram of the GPURICH logic in the PP-FPGA.
Fig. 20 illustrates the GPURICH logic in the TEL62
PP-FPGA. The data reach the GPURICH module
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through the common interface, and in the Trailing Re-
mover module only the leading-edge time measure-
ments are kept. Channel time offsets are also added
by this module. Since hits in the TDCB 6.4 µs frames
are not time ordered, a sorting network with a single
pipeline and a fixed number of sorting cells is imple-
mented in the Data Sorter module (DS). The latency of
this module is kept constant using a delay stage. The
number of sorting cells can be chosen depending on the
maximum number of hits in a frame at full beam inten-
sity, currently being 270.
Since beam extraction instabilities can lead to rate
fluctuations exceeding limits, a Limiter module (LI) at
the input of the DS limits the number of hits to the al-
lowed maximum. In the Data Converter module (DC)
the format is changed to set the absolute hit times in
40-bit words before a Cluster Finder (CF), the last logic
module, in which time-ordered hits are grouped in clus-
ters according to a programmable time window starting
at the first hit. For each cluster the average time is com-
puted, and the channel identifier is encoded into 9 bits.
Data from the 4 PP-FPGAs are merged in the SL-
FPGA, whose logic is shown schematically in fig. 21.
Figure 21: Block diagram of the GPURICH logic in the SL-FPGA.
The Time-Channel Splitter module (TCS) waits for
data from the four sources and splits time and chan-
nel information in two parallel branches. In the time
branch a clustering algorithm similar to the one de-
scribed above is applied by the Cluster Merger mod-
ule (CLM), also computing the average time. Channel
information is requested by the CLM to the Channel
Merger module (CHM) for each defined cluster. The
complete event is built in the Primitive Builder mod-
ule (PB). Multiple events are stored into UDP packets
called MGPs (Multi GPU Packets), which are sent via
GbE every 12.8 µs.
The total produced event rate at full beam intensity is
about 15 MHz, with an average event size of 28 bytes,
resulting in a ≈ 120 MB/s data rate from each TEL62,
requiring the use of two of the four GbE links in each
TEL62 (a total of 8 links) to feed the GPU trigger sys-
tem. The total latency of the GPURICH firmware is
∼ 2.5 µs, with RMS fluctuations well below the 6.4 µs
frame duration.
10.2. NaNet
NaNet is a FPGA-based reconfigurable PCIe NIC
implementing direct zero-copy communication between
network channels and the memory of the host CPUs and
NVIDIA GPUs (GPUDirect R© RDMA). The design is
modular and supports different network link technolo-
gies, allowing deployment in multiple scenarios: stan-
dard GbE (1000BASE-T) and 10 GbE (10GBase-KR)
plus custom 34 Gbps APElink [28] and 2.5 Gbps de-
terministic latency KM3link [29]. The management of
the supported network protocols (e.g. IP and UDP) is
performed in the FPGA logic in order to avoid OS-
related time jitter and to guarantee a deterministic com-
munication latency while achieving maximum capabil-
ity for the channel. A high-performance PCIe Gen2/3
DMA engine performs zero-copy data transfers to and
from application CPU and GPU memories. The de-
sign also implements a reconfigurable processing stage
on both inward and outward data streams, enabling
the implementation of heterogeneous stream-processing
pipelines having CPUs, GPUs and FPGAs as building
blocks.
The measured total time latency of these heteroge-
neous processing pipelines and their stability have been
assessed in several experimental contexts [30][31]. Data
received from TEL62 boards are collected in a Circular
List Of Persistent (CLOP) buffers in GPU memory. The
size of each CLOP is defined by a configurable time-
out (“gathering time”); when a CLOP buffer is ready an
“RX done” event is also DMA-written by NaNet in a
host CPU memory region (event queue) and trapped in
kernel-space by a device driver, which sends a signal to
the user application, which in turn launches the kernel
on the GPU.
Once the kernel has completed, results can be sent
via NaNet to a remote device. Data are DMA-read
from GPU memory; the kernel device driver instructs
the NIC by filling a “descriptor” into a dedicated
DMA-accessible memory region (“TX ring”). The pres-
ence of a new descriptor is notified over PCIe to NaNet
by writing on a doorbell register so that the board can
issue a “TX done” event in the event queue.
10.3. GPU Kernel
Data are processed as soon as they are copied into
GPU memory. As in any real-time environment, algo-
rithms must be fast enough to cope with the input event
rate while remaining within the L0TP latency. More-
over, as data from other sub-detectors are not avail-
able at this trigger stage, pattern-recognition algorithms
28
need to be seedless, i.e. not relying on any externally-
provided ring centre information.
We focused on two multi-ring pattern recognition al-
gorithms based only on geometry. In the first one (“His-
togram” [32]), the plane on which the RICH PMs lie is
divided into a grid and a histogram is created with dis-
tances between grid points and the coordinates of the
centre of each hit PM. Cˇerenkov rings are identified
by bins whose contents exceed a programmable thresh-
old. The second algorithm (“Almagest” [33]) is based
on Ptolemy’s Theorem. Both algorithms are used for
pattern recognition, and once the number of rings and
the points belonging to each of them have been iden-
tified Crawford’s method [34] is used to obtain center
coordinates and radii with improved resolution.
10.4. Synchronizer
Due to parallel computing, the GPU output is asyn-
chronous to the event time and not time ordered in each
GLOP (a GLOP being a GPU-processed CLOP). In or-
der to cope with the periodic 6.4 µs MTP structure re-
quired by the L0TP (section 9), a synchronization stage
is implemented, for the time being within an additional
FPGA development board26, to be later migrated inside
NaNet.
A GLOP (comprising 256 µs of data), is split in 40
miniGLOPs (6.4 µs each) based on the event timestamp
information. MiniGLOPs are read sequentially to pre-
serve the time structure, with two miniGLOP buffers al-
lowing concurrent read and write operations. The la-
tency of this stage is 512 µs, for which the L0TP can
compensate by using digital delays (see section 9).
10.5. Integration
The whole system was installed close to the RICH
readout electronics rack in the NA62 experimental hall,
and was run parasitic to the standard trigger during the
2017-2018 data-taking period. For this experimental
set-up we tailored the NaNet design to be implemented
on an FPGA development board27 equipped with an Al-
tera Stratix R© V FPGA with four SFP+ connectors host-
ing 10GbE channels and a PCIe Gen2 x8 bus connection
with the host PC (NaNet-10 [35]).
A test-bed consisted of a commercial Ethernet
switch28, a NaNet-10 PCIe board plugged into a PC
host29 together with an NVIDIA Pascal P100 GPU.
26Terasic DE4, equipped with an Altera Stratix R© IV FPGA.
27Terasic DE5-net, hosting an Altera 5SGXEA7N2F45C2 FPGA.
28Hewlett-Packard HP2920.
29X9DRG-QF dual-socket motherboard with Intel Xeon R©E5-2620
2 GHz CPUs (Ivy Bridge), 32 GB of DDR3 RAM.
The processing pipeline is inset between the RICH
readout and the L0TP. Data from the detector PMs are
collected by four TEL62 readout boards sending primi-
tives to NaNet-10 as UDP datagram streams over two
GbE channels connected to the GbE/10GbE network
switch. Packets are then routed on a 10GbE channel
towards one of the NaNet-10 ports. A processing stage
on the on-board FPGA decompresses and coalesces the
event fragments scattered among the eight UDP streams
according to a configurable time-window; a zero-copy
DMA transfer towards the GPU memory is then instan-
tiated to transmit the reconstructed events to the GPU
memory.
Latencies related to GPU processing (event indexing
and ring reconstruction) and transmission of results to
the L0TP (via UDP) are shown in fig. 22: the overall
time is always well below the maximum allowed L0 la-
tency. The reconstructed ring resolution is comparable
to that obtained by off-line algorithms, thus proving that
the system can be used as conceived.
Figure 22: GPU system heterogeneous processing pipeline time la-
tency. The lower histogram (red/grey) indicates the (almost con-
stant) latency of event indexing in the CLOP buffer, the upper one
(cyan/light grey) the histogram-based ring reconstruction kernel la-
tency, and the barely visible topmost one (blue/dark grey) that for the
transmission of results. Data refer to a single burst at beam intensity
19 · 1011 protons per burst, with a NaNet gathering time of 250 µs
(dashed line).
11. Running experience
The NA62 L0 trigger system was tested during the
2015 and 2016 data-taking periods without the calori-
metric part, and has been fully operational since the be-
ginning of the 2017 data-taking period. The beam inten-
sity during 2017 was of order 18×1011 protons on target
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during a burst, corresponding to about 55% of nominal.
The corresponding hit rates per channel during the burst
varied among sub-detectors, from about 1.5 MHz per
TDCB for LAV to about 3.6 MHz per TDCB for KTAG
and CHANTI (not involved in the L0 trigger).
Precise relative time alignment between sub-
detectors is essential in order not to compromise the L0
trigger efficiency due to time-matching failures, and to
allow tighter timing cuts, thus reducing trigger losses
due to accidental hits in vetoing sub-detectors. Such
alignment is achieved by analysing the time-correlation
of the L0 trigger primitives, shown in fig. 23, as
monitored by the independent primitive acquisition
system (section 8).
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Figure 23: L0 trigger primitive time correlation between RICH and
other sub-detectors after alignment.
The average number of generated L0 trigger primi-
tives per burst were: ≈ 8 · 106 from the calorimetric
system, ≈ 30 · 106 for RICH, and ≈ 34 · 106 for MUV3,
CHOD and NA48-CHOD. Considering a burst duration
of ∼ 3.5 s and the simultaneous activation of differ-
ent trigger masks, the average instantaneous L0 trigger
primitive rates match the design value of order 10 MHz
from TDC-based systems, but this value turned out to
be quite variable during the burst.
The independent acquisition system for primitives
(section 8) allowed, through their timestamp values, an
unbiased monitoring of the instantaneous beam inten-
sity during the burst, which exhibits quite large fluctua-
tions, as shown in fig. 24. Depending on the quality of
the beam extraction, the beam intensity profile can have
even more dire fluctuations, resulting in instantaneous
primitive rates up to 16 MHz, with a peak-to-valley ra-
tio up to a factor 3.
While the TDAQ system has de-randomizing buffers
at all stages in order to accommodate random rate fluc-
tuations, the time scales for such beam intensity peaks
extends to tens of ms, i.e. effectively infinite with re-
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Figure 24: Beam intensity profile along a burst (in “good” conditions)
as determined by the NA48-CHOD L0 trigger primitive standalone
readout; each time bin is 20 ms wide.
spect to the time scale of the logic, periodically expos-
ing the system to an effectively constant rate quite above
the design value, which can result in choking and data
loss in several places. When extreme beam fluctuations
persisted for a few burst, improvements on beam extrac-
tion were requested to the SPS control room, to guaran-
tee acceptable beam intensity profile and ensure stable
data-taking conditions.
About 1.8 · 106 L0 triggers were generated in each
burst. The corresponding data readout bandwidth varied
among sub-detectors depending on the hit rate and the
number of 25 ns time slots around the trigger time being
read. In the KTAG (7 time slots per event) this was ≈
72 MB/s, while in the LAV (16 time slots per event) it
was ≈ 44 MB/s.
Since most of the trigger and readout electronics is in
the experimental hall, the environmental radiation can
lead to Single-Event Upsets (SEUs) and failure in the
(non-radiation resistant) FPGA firmware, resulting in
system errors. Logic corruption in the TDCB or PP-
FPGA could result in missing regions in the readout
channels’ occupancy or mismatches between L0 trig-
ger and event times; corruption in the SL-FPGA could
result in badly-formatted or missing events. Missing
data packets are easily detected by the Run Control sys-
tem, since they result in event building failure in the PC
farm, and an automatic system, continuously monitor-
ing data quality plots, alerts the experiment shift crew
about the need to reload the FPGA firmware. These
kinds of errors were found to occur at a rate varying
from roughly one per day (for LAV) to roughly one per
hour (for KTAG and CHANTI), broadly consistent with
estimates performed at the design stage.
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12. Summary and perspectives
A versatile, fully-digital, high-density integrated
readout and L0 trigger system was developed for the
NA62 experiment. It handles both TDC and ADC data
from several different sub-detectors by using a powerful
highly-customizable carrier board as the main underly-
ing hardware. The full integration of readout and L0
trigger allows the generation of trigger primitives for
the lowest trigger level to process the full-granularity
data available from sub-detectors. Besides posing no
a priori limitations on trigger processing, such ap-
proach presents benefits in terms of economy of hard-
ware, firmware, and an unrestricted monitoring capabil-
ity. Slow-control information gathering was naturally
integrated into the system by exploiting the L0 trigger
distribution network for commands to the entire system.
A rather large (by HEP standards) L0 trigger latency al-
lows for heterogeneous processing elements, such as the
addition of GPUs used in hard real time. The system
has been successfully deployed and used in the data-
taking phase of NA62; no bottlenecks were identified at
all tested beam intensities.
While some improvements are being considered in
order to increase the data throughput and reduce the sen-
sitivity to environmental radiation, the flexibility of the
system, which does not preclude in principle any kind of
on-line trigger selection, implies that the L0 trigger se-
lectivity can be tightened to a large extent by firmware
algorithm changes, in an iterative process which pro-
ceeds in steps with careful analysis of the collected
data. Detailed performance results will be discussed in
a forthcoming paper.
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